5秒后页面跳转
HCTS10DMSR PDF预览

HCTS10DMSR

更新时间: 2024-09-29 22:55:03
品牌 Logo 应用领域
英特矽尔 - INTERSIL 触发器逻辑集成电路
页数 文件大小 规格书
9页 151K
描述
Radiation Hardened Triple 3-Input NAND Gate

HCTS10DMSR 数据手册

 浏览型号HCTS10DMSR的Datasheet PDF文件第2页浏览型号HCTS10DMSR的Datasheet PDF文件第3页浏览型号HCTS10DMSR的Datasheet PDF文件第4页浏览型号HCTS10DMSR的Datasheet PDF文件第5页浏览型号HCTS10DMSR的Datasheet PDF文件第6页浏览型号HCTS10DMSR的Datasheet PDF文件第7页 
HCTS10MS  
Radiation Hardened  
Triple 3-Input NAND Gate  
September 1995  
Features  
Pinouts  
14 LEAD CERAMIC DUAL-IN-LINE  
METAL SEAL PACKAGE (SBDIP)  
MIL-STD-1835 CDIP2-T14, LEAD FINISH C  
TOP VIEW  
• 3 Micron Radiation Hardened SOS CMOS  
• Total Dose 200K RAD (Si)  
• SEP Effective LET No Upsets: >100 MEV-cm2/mg  
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day  
(Typ)  
A1  
B1  
1
2
3
4
5
6
7
14 VCC  
13 C1  
12 Y1  
11 C3  
10 B3  
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s  
• Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse  
• Latch-Up Free Under Any Conditions  
A2  
B2  
C2  
• Military Temperature Range: -55oC to +125oC  
• Significant Power Reduction Compared to LSTTL ICs  
• DC Operating Voltage Range: 4.5V to 5.5V  
Y2  
9
8
A3  
Y3  
GND  
14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE  
(FLATPACK) MIL-STD-1835 CDFP3-F14, LEAD FINISH C  
TOP VIEW  
- LSTTL Input Compatibility  
- VIL = 0.8V Max  
A1  
B1  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
VCC  
C1  
Y1  
- VIH = VCC/2 Min  
• Input Current Levels Ii 5µA at VOL, VOH  
A2  
B2  
C3  
B3  
A3  
Y3  
Description  
C2  
The Intersil HCTS10MS is a Radiation Hardened Triple 3-Input  
NAND Gate. A high on all inputs forces the output to a Low state.  
Y2  
GND  
8
The HCTS10MS utilizes advanced CMOS/SOS technology to  
achieve high-speed operation. This device is a member of radia-  
tion hardened, high-speed, CMOS/SOS Logic Family.  
Functional Diagram  
An  
The HCTS10MS is supplied in a 14 lead Ceramic flatpack  
(K suffix) or a SBDIP Package (D suffix).  
(1, 3, 9)  
Bn  
Yn  
(6, 8, 12)  
(2, 4, 10)  
Ordering Information  
Cn  
PART  
NUMBER  
TEMPERATURE SCREENING  
RANGE LEVEL  
(5, 11, 13)  
PACKAGE  
TRUTH TABLE  
INPUTS  
o
o
HCTS10DMSR -55 C to +125 C Intersil Class  
S Equivalent  
14 Lead SBDIP  
OUTPUTS  
An  
L
Bn  
L
Cn  
L
Yn  
H
H
H
H
H
H
H
L
o
o
HCTS10KMSR -55 C to +125 C Intersil Class  
S Equivalent  
14 Lead Ceramic  
Flatpack  
L
L
H
L
o
HCTS10D/  
Sample  
+25 C  
Sample  
Sample  
Die  
14 Lead SBDIP  
L
H
H
L
L
H
L
o
HCTS10K/  
Sample  
+25 C  
14 Lead Ceramic  
Flatpack  
H
H
H
H
L
H
L
o
HCTS10HMSR  
+25 C  
Die  
H
H
H
NOTE: L = Logic Level Low, H = Logic level High  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
Spec Number 518778  
File Number 2434.2  
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999  
1

HCTS10DMSR 替代型号

型号 品牌 替代类型 描述 数据表
74HCT10N NXP

功能相似

Triple 3-input NAND gate

与HCTS10DMSR相关器件

型号 品牌 获取价格 描述 数据表
HCTS10HMSR INTERSIL

获取价格

Radiation Hardened Triple 3-Input NAND Gate
HCTS10K INTERSIL

获取价格

Radiation Hardened Triple 3-Input NAND Gate
HCTS10K/SAMPLE RENESAS

获取价格

HCT SERIES, TRIPLE 3-INPUT NAND GATE, CDFP14, CERAMIC, DFP-14
HCTS10KMSR INTERSIL

获取价格

Radiation Hardened Triple 3-Input NAND Gate
HCTS10MS INTERSIL

获取价格

Radiation Hardened Triple 3-Input NAND Gate
HCTS112D INTERSIL

获取价格

Radiation Hardened Dual JK Flip-Flop
HCTS112D/SAMPLE RENESAS

获取价格

HCT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
HCTS112DMSR INTERSIL

获取价格

Radiation Hardened Dual JK Flip-Flop
HCTS112HMSR INTERSIL

获取价格

Radiation Hardened Dual JK Flip-Flop
HCTS112K INTERSIL

获取价格

Radiation Hardened Dual JK Flip-Flop