5秒后页面跳转
HCTS08HMSR PDF预览

HCTS08HMSR

更新时间: 2024-09-29 22:24:43
品牌 Logo 应用领域
英特矽尔 - INTERSIL 逻辑集成电路
页数 文件大小 规格书
10页 162K
描述
Radiation Hardened Quad 2-Input AND Gate

HCTS08HMSR 数据手册

 浏览型号HCTS08HMSR的Datasheet PDF文件第2页浏览型号HCTS08HMSR的Datasheet PDF文件第3页浏览型号HCTS08HMSR的Datasheet PDF文件第4页浏览型号HCTS08HMSR的Datasheet PDF文件第5页浏览型号HCTS08HMSR的Datasheet PDF文件第6页浏览型号HCTS08HMSR的Datasheet PDF文件第7页 
HCTS08MS  
Radiation Hardened  
Quad 2-Input AND Gate  
August 1995  
Features  
Pinouts  
14 LEAD CERAMIC DUAL-IN-LINE  
METAL SEAL PACKAGE (SBDIP)  
MIL-STD-1835 CDIP2-T14  
TOP VIEW  
• 3 Micron Radiation Hardened SOS CMOS  
• Total Dose 200K RAD(Si)  
• SEP Effective LET No Upsets: >100 MEV-cm2/mg  
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day  
(Typ)  
A1  
B1  
1
2
3
4
5
6
7
14 VCC  
13 B4  
12 A4  
11 Y4  
10 B3  
• Dose Rate Survivability: >1 x 1012 Rads (Si)/Sec  
• Dose Rate Upset >1010 RAD(Si)/s 20ns Pulse  
• Latch-Up Free Under Any Conditions  
Y1  
A2  
B2  
• Military Temperature Range: -55oC to +125oC  
• Significant Power Reduction Compared to LSTTL ICs  
• DC Operating Voltage Range: 4.5V to 5.5V  
Y2  
9
8
A3  
Y3  
GND  
14 LEAD CERAMIC METAL SEAL  
FLATPACK PACKAGE (FLATPACK)  
MIL-STD-1835 CDFP3-F14  
TOP VIEW  
• LSTTL Input Compatibility  
- VIL = 0.8V  
- VIH = VCC/2  
A1  
B1  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
VCC  
B4  
A4  
Y4  
• Input Current Levels Ii 5µA at VOL, VOH  
Y1  
Description  
A2  
The Intersil HCTS08MS is a Radiation Hardened Quad 2-Input  
AND Gate. A high on both inputs force the output to a High state.  
B2  
B3  
A3  
Y3  
Y2  
The HCTS08MS utilizes advanced CMOS/SOS technology to  
achieve high-speed operation. This device is a member of  
radiation hardened, high-speed, CMOS/SOS Logic Family.  
GND  
8
TRUTH TABLE  
INPUTS  
The HCTS08MS is supplied in a 14 lead Ceramic Flatpack  
Package (K suffix) or a 14 lead SBDIP Package (D suffix).  
OUTPUTS  
An  
L
Bn  
L
Yn  
L
Ordering Information  
L
H
L
L
PART  
NUMBER  
TEMPERATURE SCREENING  
RANGE LEVEL  
PACKAGE  
H
H
L
o
o
H
H
HCTS08DMSR -55 C to +125 C Intersil Class  
S Equivalent  
14 Lead SBDIP  
NOTE: L = Logic Level Low, H = Logic level High  
o
o
HCTS08KMSR -55 C to +125 C Intersil Class  
S Equivalent  
14 Lead Ceramic  
Flatpack  
Functional Diagram  
o
(1, 4, 9, 12)  
HCTS08D/  
Sample  
+25 C  
Sample  
Sample  
Die  
14 Lead SBDIP  
An  
(3, 6, 8, 11)  
Yn  
o
HCTS08K/  
Sample  
+25 C  
14 Lead Ceramic  
Flatpack  
(2, 5, 10, 13)  
Bn  
o
HCTS08HMSR  
+25 C  
Die  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
Spec Number 518842  
File Number 2136.2  
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999  
1

与HCTS08HMSR相关器件

型号 品牌 获取价格 描述 数据表
HCTS08K INTERSIL

获取价格

Radiation Hardened Quad 2-Input AND Gate
HCTS08KMSH RENESAS

获取价格

IC,LOGIC GATE,QUAD 2-INPUT AND,CMOS, RAD HARD,FP,14PIN,CERAMIC
HCTS08KMSR INTERSIL

获取价格

Radiation Hardened Quad 2-Input AND Gate
HCTS08MS INTERSIL

获取价格

Radiation Hardened Quad 2-Input AND Gate
HCTS109D INTERSIL

获取价格

Radiation Hardened Dual JK Flip Flop
HCTS109D/SAMPLE RENESAS

获取价格

HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
HCTS109DMSR INTERSIL

获取价格

Radiation Hardened Dual JK Flip Flop
HCTS109DTR INTERSIL

获取价格

Radiation Hardened Dual JK Flip Flop
HCTS109HMSR INTERSIL

获取价格

Radiation Hardened Dual JK Flip Flop
HCTS109K INTERSIL

获取价格

Radiation Hardened Dual JK Flip Flop