5秒后页面跳转
HCTS109D/SAMPLE PDF预览

HCTS109D/SAMPLE

更新时间: 2024-02-22 20:54:00
品牌 Logo 应用领域
瑞萨 - RENESAS 输出元件逻辑集成电路触发器
页数 文件大小 规格书
9页 172K
描述
HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16

HCTS109D/SAMPLE 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP,针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.65系列:HCT
JESD-30 代码:R-CDIP-T16逻辑集成电路类型:J-KBAR FLIP-FLOP
位数:2功能数量:2
端子数量:16输出极性:COMPLEMENTARY
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
传播延迟(tpd):30 ns认证状态:Not Qualified
座面最大高度:5.08 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:7.62 mmBase Number Matches:1

HCTS109D/SAMPLE 数据手册

 浏览型号HCTS109D/SAMPLE的Datasheet PDF文件第2页浏览型号HCTS109D/SAMPLE的Datasheet PDF文件第3页浏览型号HCTS109D/SAMPLE的Datasheet PDF文件第4页浏览型号HCTS109D/SAMPLE的Datasheet PDF文件第5页浏览型号HCTS109D/SAMPLE的Datasheet PDF文件第6页浏览型号HCTS109D/SAMPLE的Datasheet PDF文件第7页 
HCTS109MS  
Radiation Hardened  
Dual JK Flip Flop  
September 1995  
Features  
Pinouts  
16 LEAD CERAMIC DUAL-IN-LINE  
METAL SEAL PACKAGE (SBDIP)  
MIL-STD-1835 CDIP2-T16, LEAD FINISH C  
TOP VIEW  
• 3 Micron Radiation Hardened SOS CMOS  
• Total Dose 200K RAD (Si)  
• SEP Effective LET No Upsets: >100 MEV-cm2/mg  
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/  
Bit-Day (Typ)  
RI  
J1  
1
2
3
4
5
6
7
8
16 VCC  
15 R2  
14 J2  
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s  
• Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse  
• Latch-Up Free Under Any Conditions  
K1  
CP1  
S1  
13 K2  
12 CP2  
11 S2  
10 Q2  
Q1  
• Military Temperature Range: -55oC to +125oC  
• Significant Power Reduction Compared to LSTTL ICs  
• DC Operating Voltage Range: 4.5V to 5.5V  
Q1  
9
Q2  
GND  
• LSTTL Input Logic Compatibility  
- VIL = 0.8V Max  
16 LEAD CERAMIC METAL SEAL  
FLATPACK PACKAGE (FLATPACK)  
MIL-STD-1835 CDFP4-F16, LEAD FINISH C  
TOP VIEW  
- VIH = VCC/2 Min  
• Input Current Levels Ii 5µA at VOL, VOH  
R1  
J1  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
VCC  
R2  
Description  
The Intersil HCTS109MS is a Radiation Hardened Dual JK  
Flip Flop with set and reset. The flip flop changes state with  
the positive transition of the clock (CP1 or CP2).  
K1  
J2  
CP1  
S1  
K2  
CP2  
S2  
The HCTS109MS utilizes advanced CMOS/SOS technology  
to achieve high-speed operation. This device is a member of  
radiation hardened, high-speed, CMOS/SOS Logic Family.  
Q1  
Q1  
Q2  
Q2  
GND  
The HCTS109MS is supplied in a 16 lead Ceramic flatpack  
(K suffix) or a SBDIP Package (D suffix).  
Ordering Information  
PART NUMBER  
HCTS109DMSR  
TEMPERATURE RANGE  
SCREENING LEVEL  
Intersil Class S Equivalent  
Intersil Class S Equivalent  
Sample  
PACKAGE  
16 Lead SBDIP  
o
o
-55 C to +125 C  
o
o
HCTS109KMSR  
-55 C to +125 C  
16 Lead Ceramic Flatpack  
16 Lead SBDIP  
o
HCTS109D/Sample  
HCTS109K/Sample  
HCTS109HMSR  
+25 C  
o
+25 C  
Sample  
16 Lead Ceramic Flatpack  
Die  
o
+25 C  
Die  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
Spec Number 518601  
File Number 2141.2  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
10  

与HCTS109D/SAMPLE相关器件

型号 品牌 获取价格 描述 数据表
HCTS109DMSR INTERSIL

获取价格

Radiation Hardened Dual JK Flip Flop
HCTS109DTR INTERSIL

获取价格

Radiation Hardened Dual JK Flip Flop
HCTS109HMSR INTERSIL

获取价格

Radiation Hardened Dual JK Flip Flop
HCTS109K INTERSIL

获取价格

Radiation Hardened Dual JK Flip Flop
HCTS109K/SAMPLE RENESAS

获取价格

HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16
HCTS109KMSH RENESAS

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,CMOS, RAD HARD,FP,16PIN,CERAMIC
HCTS109KMSR INTERSIL

获取价格

Radiation Hardened Dual JK Flip Flop
HCTS109KTR INTERSIL

获取价格

Radiation Hardened Dual JK Flip Flop
HCTS109MS INTERSIL

获取价格

Radiation Hardened Dual JK Flip Flop
HCTS109T INTERSIL

获取价格

Radiation Hardened Dual JK Flip Flop