5秒后页面跳转
HCF4018B PDF预览

HCF4018B

更新时间: 2024-11-13 22:56:59
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 计数器
页数 文件大小 规格书
12页 275K
描述
PRESETTABLE DIVIDE-BY-N COUNTER

HCF4018B 数据手册

 浏览型号HCF4018B的Datasheet PDF文件第2页浏览型号HCF4018B的Datasheet PDF文件第3页浏览型号HCF4018B的Datasheet PDF文件第4页浏览型号HCF4018B的Datasheet PDF文件第5页浏览型号HCF4018B的Datasheet PDF文件第6页浏览型号HCF4018B的Datasheet PDF文件第7页 
HCC/HCF4018B  
PRESETTABLE DIVIDE-BY-N COUNTER  
.
MEDIUM SPEED OPERATION - 10MHz (typ.)  
AT VDD – VSS = 10V  
FULLY STATIC OPERATION  
QUIESCENT CURRENT SPECIFIED TO 20V  
FOR HCC DEVICE  
STANDARDIZED SYMMETRICAL OUTPUT  
CHARACTERISTICS  
INPUT CURRENT OF 100nA AT 18V AND 25°C  
FOR HCC DEVICE  
100% TESTED FOR QUIESCENT CURRENT  
5V, 10V, AND 15V PARAMETRIC RATINGS  
MEETS ALLREQUIREMENTS OF JEDECTEN-  
TATIVE STANDARD No 13A, ”STANDARD  
SPECIFICATIONS FOR DESCRIPTION OF ”B”  
SERIES CMOS DEVICES”  
.
.
.
.
F
EY  
(Plastic Package)  
(Ceramic Frit Seal Package)  
.
.
.
C1  
M1  
(Plastic Chip Carrier)  
(Micro Package)  
ORDER CODES :  
HCC4018BF  
HCF4018BEY  
HCF4018BM1  
HCF4018BC1  
DESCRIPTION  
PIN CONNECTIONS  
The HCC4018B (extended temperature range) and  
HCF4018B (intermediate temperature range) are  
monolithic integrated circuit, available in 16-lead  
dual in-line plastic or ceramic package and plastic  
micropackage.  
The HCC/HCF4018B types consist of 5 Johnson-  
Counter stages, buffered Q outputs from each  
stage, and counter preset control gating. CLOCK,  
RESET, DATA, PRESET ENABLE, and 5 individual  
JAM inputs are provided. Divide by 10, 8, 6, 4, or 2  
counter configurations can be implemented byfeed-  
ing the Q5, Q4, Q3, Q2, Q1 signals, respectively,  
back to the DATA input.  
Divide-by-9, 7, 5, or 3 counter configurations can be  
implemented by the use of a HCC/HCF4011B gate  
package to properly gate the feedback connection  
to the DATA input. Divide-by-functions greater than  
10 can be achieved by use of multiple HCC/HCF  
4018B units. The counter is advanced one count at  
the positive clock-signal transition. Schmitt Trigger  
action on the clock line permits unlimited clock rise  
and fall times. A high RESET signal clears the  
counter to an all-zero condition. A high PRESENT-  
ENABLE signal allows information on the JAM in-  
puts to preset the counter. Anti-lock gating is  
provided to assure the proper counting sequence.  
June 1989  
1/12  

与HCF4018B相关器件

型号 品牌 获取价格 描述 数据表
HCF4018B_01 STMICROELECTRONICS

获取价格

PRESETTABLE DIVIDE-BY-N COUNTER
HCF4018BC1 STMICROELECTRONICS

获取价格

PRESETTABLE DIVIDE-BY-N COUNTER
HCF4018BE STMICROELECTRONICS

获取价格

IC,COUNTER,UP,DECADE,CMOS,DIP,16PIN,PLASTIC
HCF4018BEY STMICROELECTRONICS

获取价格

PRESETTABLE DIVIDE-BY-N COUNTER
HCF4018BF ETC

获取价格

Johnson Counter
HCF4018BM STMICROELECTRONICS

获取价格

IC,COUNTER,UP,DECADE,CMOS,SOP,16PIN,PLASTIC
HCF4018BM1 STMICROELECTRONICS

获取价格

PRESETTABLE DIVIDE-BY-N COUNTER
HCF4018M013TR STMICROELECTRONICS

获取价格

PRESETTABLE DIVIDE-BY-N COUNTER
HCF4019 STMICROELECTRONICS

获取价格

QUAD AND/OR SELECT GATE
HCF40192 STMICROELECTRONICS

获取价格

PRESETTABLE UP/DOWN COUNTERS (DUAL CLOCK WITH RESET) 40192B BCD TYPE 40193B BINARY TYPE