5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> GS88037BT-200IV
GS88037BT-200IV PDF预览

GS88037BT-200IV

更新时间： 2024-11-08 04:56:27
品牌 Logo 应用领域
GSI 存储内存集成电路静态存储器
页数 文件大小 规格书
19页 804K
描述
256K x 36 9Mb Sync Burst SRAM

阅读下载

中文翻译

获取价格

GS88037BT-200IV 技术参数

是否Rohs认证：不符合生命周期：Obsolete
零件包装代码：QFP包装说明：LQFP,
针数：100Reach Compliance Code：unknown
ECCN代码：3A991.B.2.BHTS代码：8542.32.00.41
风险等级：5.82Is Samacsys：N
最长访问时间：2.5 ns其他特性：PIPELINED ARCHITECTURE; ALSO OPERATES AT 2.5V SUPPLY
JESD-30 代码：R-PQFP-G100长度：20 mm
内存密度：9437184 bit内存集成电路类型：CACHE SRAM
内存宽度：36功能数量：1
端子数量：100字数：262144 words
字数代码：256000工作模式：SYNCHRONOUS
最高工作温度：85 °C最低工作温度：-40 °C
组织：256KX36封装主体材料：PLASTIC/EPOXY
封装代码：LQFP封装形状：RECTANGULAR
封装形式：FLATPACK, LOW PROFILE并行/串行：PARALLEL
峰值回流温度（摄氏度）：NOT SPECIFIED认证状态：Not Qualified
座面最大高度：1.6 mm最大供电电压 (Vsup)：2 V
最小供电电压 (Vsup)：1.7 V标称供电电压 (Vsup)：1.8 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.65 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：14 mm
Base Number Matches：1

GS88037BT-200IV 数据手册

 浏览型号GS88037BT-200IV的Datasheet PDF文件第2页浏览型号GS88037BT-200IV的Datasheet PDF文件第3页浏览型号GS88037BT-200IV的Datasheet PDF文件第4页浏览型号GS88037BT-200IV的Datasheet PDF文件第5页浏览型号GS88037BT-200IV的Datasheet PDF文件第6页浏览型号GS88037BT-200IV的Datasheet PDF文件第7页 
GS88037BT-xxxV  
250 MHz–200 MHz  
100-Pin TQFP  
Commercial Temp  
Industrial Temp  
256K x 36  
9Mb Sync Burst SRAM  
1.8 V or 2.5 V V  
DD  
1.8 V or 2.5 V I/O  
Burst mode, subsequent burst addresses are generated  
Features  
internally and are controlled by ADV. The burst address  
counter may be configured to count in either linear or  
interleave order with the Linear Burst Order (LBO) input. The  
Burst function need not be used. New addresses can be loaded  
on every cycle with no degradation of chip performance.  
• Single Cycle Deselect (SCD) operation  
• 1.8 V or 2.5 V +10%/–10% core power supply  
• 1.8 V or 2.5 V I/O supply  
• LBO pin for Linear or Interleaved Burst mode  
• Internal input resistors on mode pins allow floating mode pins  
• Default to Interleaved Pipeline mode  
SCD Pipelined Reads  
• Byte Write (BW) and/or Global Write (GW) operation  
• Internal self-timed write cycle  
• Automatic power-down for portable applications  
• JEDEC-standard 100-lead TQFP package  
• RoHS-compliant 100-lead TQFP package available  
The GS88037BT-xxxV is a SCD (Single Cycle Deselect)  
pipelined synchronous SRAM. DCD (Dual Cycle Deselect)  
versions are also available. SCD SRAMs pipeline deselect  
commands one stage less than read commands. SCD RAMs  
begin turning off their outputs immediately after the deselect  
command has been captured in the input registers.  
Functional Description  
Byte Write and Global Write  
Byte write operation is performed by using Byte Write enable  
(BW) input combined with one or more individual byte write  
signals (Bx). In addition, Global Write (GW) is available for  
writing all bytes at one time, regardless of the Byte Write  
control inputs.  
Applications  
The GS88037BT-xxxV is a 9,437,184-bit (8,388,608-bit for  
x32 version) high performance synchronous SRAM with a  
2-bit burst address counter. Although of a type originally  
developed for Level 2 Cache applications supporting high  
performance CPUs, the device now finds application in  
synchronous SRAM applications, ranging from DSP main  
store to networking chip set support.  
Sleep Mode  
Low power (Sleep mode) is attained through the assertion  
(High) of the ZZ signal, or by stopping the clock (CK).  
Memory data is retained during Sleep mode.  
Controls  
Addresses, data I/Os, chip enables (E1, E2, E3), address burst  
control inputs (ADSP, ADSC, ADV), and write control inputs  
(Bx, BW, GW) are synchronous and are controlled by a  
positive-edge-triggered clock input (CK). Output enable (G)  
and power down control (ZZ) are asynchronous inputs. Burst  
cycles can be initiated with either ADSP or ADSC inputs. In  
Core and Interface Voltages  
The GS88037BT-xxxV operates on a 1.8 V or 2.5 V power  
supply. All input are 2.5 V and 1.8 V compatible. Separate  
output power (V  
) pins are used to decouple output noise  
DDQ  
from the internal circuits and are 2.5 V and 1.8 V compatible.  
Parameter Synopsis  
-250  
2.5  
4.0  
-200  
Unit  
t
2.5  
5.0  
ns  
ns  
KQ  
Pipeline  
3-1-1-1  
tCycle  
Curr (x36)  
330  
270  
mA  
Rev: 1.03 6/2006  
1/19  
© 2002, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  
1234567...19

中文翻译

下载PDF

与GS88037BT-200IV相关器件

型号 品牌 获取价格 描述 数据表
GS88037BT-200IVT GSI

获取价格

 		Cache SRAM, 256KX36, 2.5ns, CMOS, PQFP100, TQFP-100
GS88037BT-200T GSI

获取价格

 		暂无描述
GS88037BT-200V GSI

获取价格

 		256K x 36 9Mb Sync Burst SRAM
GS88037BT-200VT GSI

获取价格

 		Cache SRAM, 256KX36, 2.5ns, CMOS, PQFP100, TQFP-100
GS88037BT-250 GSI

获取价格

 		256K x 36 9Mb Sync Burst SRAM
GS88037BT-250I GSI

获取价格

 		256K x 36 9Mb Sync Burst SRAM
GS88037BT-250IT GSI

获取价格

 		Cache SRAM, 256KX36, 2.3ns, CMOS, PQFP100, TQFP-100
GS88037BT-250IV GSI

获取价格

 		256K x 36 9Mb Sync Burst SRAM
GS88037BT-250IVT GSI

获取价格

 		Cache SRAM, 256KX36, 2.5ns, CMOS, PQFP100, TQFP-100
GS88037BT-250V GSI

获取价格

 		256K x 36 9Mb Sync Burst SRAM

与GS88037BT-200IV相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证