Datasheet > GS8672Q38BGE-450

GS8672Q38BGE-450

更新时间： 2024-11-24 00:36:35

品牌	Logo	应用领域
GSI		/
页数	文件大小	规格书
28页	457K
描述
On-Chip ECC with virtually zero SER

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GS8672Q38BGE-450 数据手册

GS8672Q20/38BE-500/450/400

72Mb SigmaQuad-II+^TM

Burst of 2 ECCRAM^TM

500 MHz–400 MHz

165-Bump BGA

Commercial Temp

Industrial Temp

1.8 V V

1.5 V I/O

Features

Clocking and Addressing Schemes

• 2.5 Clock Latency

The GS8672Q20/38BE SigmaQuad-II+ ECCRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer.

• On-Chip ECC with virtually zero SER

• Simultaneous Read and Write SigmaQuad™ Interface

• JEDEC-standard package

• Dual Double Data Rate interface

• Byte Write Capability

• Burst of 2 Read and Write

• On-Die Termination (ODT) on Data (D), Byte Write (BW),

and Clock (K, K) outputs

• 1.8 V +100/–100 mV core power supply

• 1.5 V HSTL Interface

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• IEEE 1149.1 JTAG-compliant Boundary Scan

• Pin-compatible with 36Mb and144Mb devices

• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

Each internal read and write operation in a SigmaQuad-II+ B2

ECCRAM is two times wider than the device I/O bus. An input

data bus de-multiplexer is used to accumulate incoming data

before it is simultaneously written to the memory array. An

output data multiplexer is used to capture the data produced

from a single memory array read and then route it to the

appropriate output drivers as needed. Therefore the address

field of a SigmaQuad-II+ B2 ECCRAM is always one address

pin less than the advertised index depth (e.g., the 4M x18 has

an 2M addressable index).

On-Chip Error Correction Code

GSI's ECCRAMs implement an ECC algorithm that detects

and corrects all single-bit memory errors, including those

induced by Soft Error Rate (SER) events such as cosmic rays,

alpha particles. The resulting SER of these devices is

anticipated to be <0.002 FITs/Mb — a 5-order-of-magnitude

improvement over comparable SRAMs with no On-Chip ECC,

which typically have an SER of 200 FITs/Mb or more. SER

quoted above is based on reading taken at sea level.

SigmaQuad™ ECCRAM Overview

The GS8672Q20/38BE are built in compliance with the

SigmaQuad-II+ ECCRAM pinout standard for Separate I/O

synchronous ECCRAMs. They are 75,497,472-bit (72Mb)

ECCRAMs. The GS8672Q20/38BE SigmaQuad ECCRAMs

are just one element in a family of low power, low voltage

HSTL I/O ECCRAMs designed to operate at the speeds needed

to implement economical high performance networking

systems.

However, the On-Chip Error Correction (ECC) will be

disabled if a “Half Write” operation is initiated. See the Byte

Write Contol section for further information.

Parameter Synopsis

-500

2.0 ns

0.45 ns

-450

2.2 ns

0.45 ns

-400

2.5 ns

0.45 ns

tKHKH

tKHQV

Rev: 1.01c 8/2017

1/28

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

12 3 4 5 6 7...28

中文翻译

下载PDF

与GS8672Q38BGE-450相关器件

型号	品牌	获取价格	描述	数据表
GS8672Q38BGE-450I	GSI	获取价格	QDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
GS8672Q38BGE-500	GSI	获取价格	QDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
GS8672Q38BGE-500I	GSI	获取价格	On-Chip ECC with virtually zero SER
GS8672Q38BGE-500T	GSI	获取价格	QDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
GS8672T18AE-200	GSI	获取价格	DDR SRAM, 4MX18, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, PLASTIC, BGA-165
GS8672T18AE-250	GSI	获取价格	DDR SRAM, 4MX18, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, PLASTIC, BGA-165
GS8672T18AE-250I	GSI	获取价格	DDR SRAM, 4MX18, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, PLASTIC, BGA-165
GS8672T18AE-333	GSI	获取价格	DDR SRAM, 4MX18, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, PLASTIC, BGA-165
GS8672T18AE-333IT	GSI	获取价格	DDR SRAM, 4MX18, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, PLASTIC, BGA-165
GS8672T18AE-333T	GSI	获取价格	DDR SRAM, 4MX18, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, PLASTIC, BGA-165

与GS8672Q38BGE-450相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

35
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

26
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

54
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

52

产品中心

服务支持

精选活动

关于我们

帮助中心

GS8672Q38BGE-450

GS8672Q38BGE-450 数据手册

与GS8672Q38BGE-450相关器件

与GS8672Q38BGE-450相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GS8672Q38BGE-450

GS8672Q38BGE-450 数据手册

与GS8672Q38BGE-450相关器件

与GS8672Q38BGE-450相关文章

您还可以找

您在本页遇到什么问题？