5秒后页面跳转
捷配首页

Datasheet > GS8662S09E-333T
GS8662S09E-333T PDF预览

GS8662S09E-333T

更新时间： 2024-11-05 20:42:35
品牌 Logo 应用领域
GSI 双倍数据速率静态存储器内存集成电路
页数 文件大小 规格书
36页 1576K
描述
DDR SRAM, 8MX9, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, MO-216CAB-1, FPBGA-165

阅读下载

中文翻译

获取价格

GS8662S09E-333T 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：BGA
包装说明：LBGA,针数：165
Reach Compliance Code：unknownECCN代码：3A991.B.2.B
HTS代码：8542.32.00.41风险等级：5.79
最长访问时间：0.45 ns其他特性：PIPELINED ARCHITECTURE
JESD-30 代码：R-PBGA-B165长度：17 mm
内存密度：75497472 bit内存集成电路类型：DDR SRAM
内存宽度：9湿度敏感等级：3
功能数量：1端子数量：165
字数：8388608 words字数代码：8000000
工作模式：SYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：8MX9
封装主体材料：PLASTIC/EPOXY封装代码：LBGA
封装形状：RECTANGULAR封装形式：GRID ARRAY, LOW PROFILE
并行/串行：PARALLEL峰值回流温度（摄氏度）：NOT SPECIFIED
认证状态：Not Qualified座面最大高度：1.5 mm
最大供电电压 (Vsup)：1.9 V最小供电电压 (Vsup)：1.7 V
标称供电电压 (Vsup)：1.8 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子形式：BALL端子节距：1 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：15 mmBase Number Matches：1

GS8662S09E-333T 数据手册

 浏览型号GS8662S09E-333T的Datasheet PDF文件第2页浏览型号GS8662S09E-333T的Datasheet PDF文件第3页浏览型号GS8662S09E-333T的Datasheet PDF文件第4页浏览型号GS8662S09E-333T的Datasheet PDF文件第5页浏览型号GS8662S09E-333T的Datasheet PDF文件第6页浏览型号GS8662S09E-333T的Datasheet PDF文件第7页 
GS8662S08/09/18/36E-333/300/250/200/167  
333 MHz–167 MHz  
165-Bump BGA  
Commercial Temp  
Industrial Temp  
72Mb Burst of 2  
SigmaSIO™ DDR-II SRAM  
1.8 V V  
DD  
1.8 V and 1.5 V I/O  
Features  
• Simultaneous Read and Write SigmaSIO™ DDR-II Interface  
• JEDEC-standard pinout and package  
Clocking and Addressing Schemes  
• Dual Double Data Rate interface  
A Burst of 2 SigmaSIO DDR-II SRAM is a synchronous  
device. It employs dual input register clock inputs, K and K.  
The device also allows the user to manipulate the output  
register clock input quasi ndependently with dual output  
register clock inputs, C and C. If the C clocks are tied high, the  
K clocks are routed internally to fire the output registers  
instead. Each Burst of 2 SigmaSIO DDR-II SRAM also  
supplies Echo Clock outputs, CQ and CQ, which are  
synchronized with read data output. When used in a source  
synchronous clocking scheme, the Echo Clock outputs can be  
used to fire input registers at the data’s destination.  
• Byte Write controls sampled at data-in time  
• DLL circuitry for wide output data valid window and future  
frequency scaling  
• Burst of 2 Read and Write  
• 1.8 V +100/–100 mV core power supply  
• 1.5 V or 1.8 V HSTL Interface  
• Pipelined read operation  
• Fully coherent read and write pipelines  
• ZQ mode pin for programmable output drive strength  
• IEEE 1149.1 JTAG-compliant Boundary Scan  
• Pin-compatible with future 144Mb devices  
• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package  
• RoHS-compliant 165-bump BGA package available  
Each internal read and write operation in a SigmaSIO DDR-II  
B2 RAM is two times wider than the device I/O bus. An input  
data bus de-multiplexer is used to accumulate incoming data  
before it is simultaneously written to the memory array. An  
output data multiplexer is used to capture the data produced  
from a single memory array read and then route it to the  
appropriate output drivers as needed. Therefore, the address  
field of a SigmaSIO DDR-II B2 is always one address pin less  
than the advertised index depth (e.g., the 8M x 8 has a 4M  
addressable index).  
SigmaSIO™ DDR-II Family Overview  
GS8662S08/09/18/36 are built in compliance with the  
SigmaSIO DDR-II SRAM pinout standard for Separate I/O  
synchronous SRAMs. They are 75,497,472-bit (72Mb)  
SRAMs. These are the first in a family of wide, very low  
voltage HSTL I/O SRAMs designed to operate at the speeds  
needed to implement economical high performance  
networking systems.  
Parameter Synopsis  
- 333*  
3.0 ns  
-300*  
3.3 ns  
0.45 ns  
-250  
4.0 ns  
0.45 ns  
-200  
5.0 ns  
0.45 ns  
-167  
tKHKH  
tKHQV  
6.0 ns  
0.5 ns  
0.45 ns  
Rev: 1.06a 11/2011  
1/36  
© 2005, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  
1234567...36

中文翻译

下载PDF

与GS8662S09E-333T相关器件

型号 品牌 获取价格 描述 数据表
GS8662S09GE-167 GSI

获取价格

 		72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S09GE-167I GSI

获取价格

 		72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S09GE-167IT GSI

获取价格

 		DDR SRAM, 8MX9, 0.5ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, MO-216CAB-1,
GS8662S09GE-200 GSI

获取价格

 		72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S09GE-200I GSI

获取价格

 		72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S09GE-250 GSI

获取价格

 		72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S09GE-250I GSI

获取价格

 		72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S09GE-300 GSI

获取价格

 		72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S09GE-300I GSI

获取价格

 		72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S09GE-300IT GSI

获取价格

 		DDR SRAM, 8MX9, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, MO-216CAB-1

与GS8662S09E-333T相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证