Datasheet > GS8662S18BD-167

GS8662S18BD-167

更新时间： 2024-11-07 07:17:51

品牌	Logo	应用领域
GSI		静态存储器
页数	文件大小	规格书
37页	763K
描述
Standard SRAM, 4MX18, 0.5ns, CMOS, PBGA165, 15 X 13 MM, 1 MM PITCH, MO-216CAB-1, FPBGA-165

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GS8662S18BD-167 数据手册

Preliminary

GS8662S08/09/18/36BD-400/350/333/300/250

72Mb SigmaSIO^TMDDR -II

Burst of 2 SRAM

400 MHz–250 MHz

165-Bump BGA

Commercial Temp

Industrial Temp

1.8 V V

1.8 V and 1.5 V I/O

Features

• Simultaneous Read and Write SigmaSIO™ Interface

• JEDEC-standard pinout and package

• Dual Double Data Rate interface

• Byte Write controls sampled at data-in time

• DLL circuitry for wide output data valid window and future

frequency scaling

• Burst of 2 Read and Write

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ mode pin for programmable output drive strength

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

Bottom View

165-Bump, 13 mm x 15 mm BGA

1 mm Bump Pitch, 11 x 15 Bump Array

JEDEC Std. MO-216, Variation CAB-1

SigmaSIO™ Family Overview

K clocks are routed internally to fire the output registers

instead. Each Burst of 2 SigmaSIO DDR-II SRAM also

supplies Echo Clock outputs, CQ and CQ, which are

synchronized with read data output. When used in a source

synchronous clocking scheme, the Echo Clock outputs can be

used to fire input registers at the data’s destination.

GS8662S08/09/18/36BD are built in compliance with the

SigmaSIO DDR-II SRAM pinout standard for Separate I/O

synchronous SRAMs. They are 75,497,472-bit (72Mb)

SRAMs. These are the first in a family of wide, very low

voltage HSTL I/O SRAMs designed to operate at the speeds

needed to implement economical high performance

networking systems.

Because Separate I/O Burst of 2 RAMs always transfer data in

two packets, A0 is internally set to 0 for the first read or write

transfer, and automatically incremented by 1 for the next

transfer. Because the LSB is tied off internally, the address

field of a Burst of 2 RAM is always one address pin less than

the advertised index depth (e.g., the 4M x 18 has a 2M

addressable index).

Clocking and Addressing Schemes

A Burst of 2 SigmaSIO DDR-II SRAM is a synchronous

device. It employs dual input register clock inputs, K and K.

The device also allows the user to manipulate the output

Parameter Synopsis

-400

2.5 ns

0.45 ns

-350

2.86 ns

0.45 ns

-333

3.0 ns

0.45 ns

-300

3.3 ns

0.45 ns

-250

4.0 ns

0.45 ns

tKHKH

tKHQV

Rev: 1.01 11/2010

1/37

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

12 3 4 5 6 7...37

中文翻译

下载PDF

与GS8662S18BD-167相关器件

型号	品牌	获取价格	描述	数据表
GS8662S18BD-200I	GSI	获取价格	Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 15 X 13 MM, 1 MM PITCH, MO-216CAB-1, FPBGA-16
GS8662S18BD-250	GSI	获取价格	165 BGA
GS8662S18BD-250I	GSI	获取价格	165 BGA
GS8662S18BD-300	GSI	获取价格	165 BGA
GS8662S18BD-300I	GSI	获取价格	165 BGA
GS8662S18BD-300IT	GSI	获取价格	Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, MO-216CAB-1, FPBGA-16
GS8662S18BD-300T	GSI	获取价格	Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, MO-216CAB-1, FPBGA-16
GS8662S18BD-333	GSI	获取价格	165 BGA
GS8662S18BD-333I	GSI	获取价格	165 BGA
GS8662S18BD-400	GSI	获取价格	165 BGA

与GS8662S18BD-167相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

33

产品中心

服务支持

精选活动

关于我们

帮助中心

GS8662S18BD-167

GS8662S18BD-167 数据手册

与GS8662S18BD-167相关器件

与GS8662S18BD-167相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GS8662S18BD-167

GS8662S18BD-167 数据手册

与GS8662S18BD-167相关器件

与GS8662S18BD-167相关文章

您还可以找

您在本页遇到什么问题？