5秒后页面跳转
GS8662Q09BD-167IT PDF预览

GS8662Q09BD-167IT

更新时间: 2024-11-12 14:42:23
品牌 Logo 应用领域
GSI 静态存储器内存集成电路
页数 文件大小 规格书
37页 867K
描述
Standard SRAM, 8MX9, 0.5ns, CMOS, PBGA165, 15 X 13 MM, 1 MM PITCH, FPBGA-165

GS8662Q09BD-167IT 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:BGA包装说明:15 X 13 MM, 1 MM PITCH, FPBGA-165
针数:165Reach Compliance Code:compliant
ECCN代码:3A991.B.2.BHTS代码:8542.32.00.41
风险等级:5.75Is Samacsys:N
最长访问时间:0.5 ns其他特性:PIPELINED ARCHITECTURE
JESD-30 代码:R-PBGA-B165JESD-609代码:e0
长度:15 mm内存密度:75497472 bit
内存集成电路类型:STANDARD SRAM内存宽度:9
功能数量:1端子数量:165
字数:8388608 words字数代码:8000000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:8MX9
封装主体材料:PLASTIC/EPOXY封装代码:LBGA
封装形状:RECTANGULAR封装形式:GRID ARRAY, LOW PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):NOT SPECIFIED
认证状态:Not Qualified座面最大高度:1.4 mm
最大供电电压 (Vsup):1.9 V最小供电电压 (Vsup):1.7 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:13 mm
Base Number Matches:1

GS8662Q09BD-167IT 数据手册

 浏览型号GS8662Q09BD-167IT的Datasheet PDF文件第2页浏览型号GS8662Q09BD-167IT的Datasheet PDF文件第3页浏览型号GS8662Q09BD-167IT的Datasheet PDF文件第4页浏览型号GS8662Q09BD-167IT的Datasheet PDF文件第5页浏览型号GS8662Q09BD-167IT的Datasheet PDF文件第6页浏览型号GS8662Q09BD-167IT的Datasheet PDF文件第7页 
Preliminary  
GS8662Q08/09/18/36BD-357/333/300/250/200  
357 MHz–200 MHz  
165-Bump BGA  
Commercial Temp  
Industrial Temp  
72Mb SigmaQuad-IITM  
Burst of 2 SRAM  
1.8 V V  
DD  
1.8 V and 1.5 V I/O  
Features  
• Simultaneous Read and Write SigmaQuad™ Interface  
• JEDEC-standard pinout and package  
• Dual Double Data Rate interface  
• Byte Write controls sampled at data-in time  
• Burst of 2 Read and Write  
• 1.8 V +100/–100 mV core power supply  
• 1.5 V or 1.8 V HSTL Interface  
• Pipelined read operation  
• Fully coherent read and write pipelines  
• ZQ pin for programmable output drive strength  
• IEEE 1149.1 JTAG-compliant Boundary Scan  
• Pin-compatible with present 144 Mb devices  
• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package  
• RoHS-compliant 165-bump BGA package available  
Bottom View  
165-Bump, 13 mm x 15 mm BGA  
SigmaQuadFamily Overview  
1 mm Bump Pitch, 11 x 15 Bump Array  
The GS8662Q08/09/18/36BD are built in compliance with  
the SigmaQuad-II SRAM pinout standard for Separate I/O  
synchronous SRAMs. They are 75,497,472-bit (72Mb)  
SRAMs. The GS8662Q08/09/18/36BD SigmaQuad SRAMs  
are just one element in a family of low power, low voltage  
HSTL I/O SRAMs designed to operate at the speeds needed to  
implement economical high performance networking systems.  
C clock inputs. C and C are also independent single-ended  
clock inputs, not differential inputs. If the C clocks are tied  
high, the K clocks are routed internally to fire the output  
registers instead.  
Because Separate I/O SigmaQuad-II B2 RAMs always transfer  
data in two packets, A0 is internally set to 0 for the first read or  
write transfer, and automatically incremented by 1 for the next  
transfer. Because the LSB is tied off internally, the address  
field of a SigmaQuad-II B2 RAM is always one address pin  
less than the advertised index depth (e.g., the 4M x 18 has a  
2M addressable index).  
Clocking and Addressing Schemes  
The GS8662Q08/09/18/36BD SigmaQuad-II SRAMs are  
synchronous devices. They employ two input register clock  
inputs, K and K. K and K are independent single-ended clock  
inputs, not differential inputs to a single differential clock input  
buffer. The device also allows the user to manipulate the  
output register clock inputs quasi independently with the C and  
Parameter Synopsis  
-357  
2.8 ns  
0.45 ns  
-333  
3.0 ns  
0.45 ns  
-300  
3.3 ns  
0.45 ns  
-250  
4.0 ns  
0.45 ns  
-200  
5.0 ns  
0.45 ns  
tKHKH  
tKHQV  
Rev: 1.01 11/2010  
1/37  
© 2010, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.