Datasheet > 存储 > SRAM> GS832018T-133V

GS832018T-133V

更新时间： 2024-11-06 04:19:55

品牌	Logo	应用领域
GSI		存储静态存储器
页数	文件大小	规格书
24页	1131K
描述
2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GS832018T-133V 数据手册

Preliminary

GS832018/32/36T-xxxV

250 MHz–133 MHz

100-Pin TQFP

Commercial Temp

Industrial Temp

2M x 18, 1M x 32, 1M x 36

36Mb Sync Burst SRAMs

1.8 V or 2.5 V V

1.8 V or 2.5 V I/O

cycles can be initiated with either ADSP or ADSC inputs. In

Burst mode, subsequent burst addresses are generated

internally and are controlled by ADV. The burst address

counter may be configured to count in either linear or

interleave order with the Linear Burst Order (LBO) input. The

Burst function need not be used. New addresses can be loaded

on every cycle with no degradation of chip performance.

Features

• FT pin for user-configurable flow through or pipeline

operation

• Single Cycle Deselect (SCD) operation

• 1.8 V or 2.5 V core power supply

• 1.8 V or 2.5 V I/O supply

• LBO pin for Linear or Interleaved Burst mode

• Internal input resistors on mode pins allow floating mode pins

• Default to Interleaved Pipeline mode

• Byte Write (BW) and/or Global Write (GW) operation

• Internal self-timed write cycle

• Automatic power-down for portable applications

• JEDEC-standard 100-lead TQFP package

• RoHS-compliant 100-lead TQFP package available

Flow Through/Pipeline Reads

The function of the Data Output register can be controlled by

the user via the FT mode pin (Pin 14). Holding the FT mode

pin low places the RAM in Flow Through mode, causing

output data to bypass the Data Output Register. Holding FT

high places the RAM in Pipeline mode, activating the rising-

edge-triggered Data Output Register.

Byte Write and Global Write

Functional Description

Byte write operation is performed by using Byte Write enable

(BW) input combined with one or more individual byte write

signals (Bx). In addition, Global Write (GW) is available for

writing all bytes at one time, regardless of the Byte Write

control inputs.

Applications

The GS832018/32/36T-xxxV is a 37,748,736-bit high

performance synchronous SRAM with a 2-bit burst address

counter. Although of a type originally developed for Level 2

Cache applications supporting high performance CPUs, the

device now finds application in synchronous SRAM

applications, ranging from DSP main store to networking chip

set support.

Sleep Mode

Low power (Sleep mode) is attained through the assertion

(High) of the ZZ signal, or by stopping the clock (CK).

Memory data is retained during Sleep mode.

Controls

Core and Interface Voltages

The GS832018/32/36T-xxxV operates on a 1.8 V power

supply. All input are 1.8 V compatible. Separate output power

Addresses, data I/Os, chip enables (E1, E2, E3), address burst

control inputs (ADSP, ADSC, ADV), and write control inputs

(Bx, BW, GW) are synchronous and are controlled by a

positive-edge-triggered clock input (CK). Output enable (G)

and power down control (ZZ) are asynchronous inputs. Burst

) pins are used to decouple output noise from the

DDQ

internal circuits and are 1.8 V compatible.

Parameter Synopsis

-250 -225 -200 -166 -150 -133 Unit

3.0 3.0 3.0 3.5 3.8 4.0 ns

4.0 4.4 5.0 6.0 6.6 7.5 ns

Pipeline

3-1-1-1

tCycle

Curr (x18) 285 265 245 220 210 185 mA

Curr (x32/x36) 350 320 295 260 240 215 mA

6.5 7.0 7.5 8.0 8.5 8.5 ns

Flow

Through

2-1-1-1

tCycle

Curr (x18) 205 195 185 175 165 155 mA

Curr (x32/x36) 235 225 210 200 190 175 mA

Rev: 1.03 6/2006

1/24

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

12 3 4 5 6 7...24

中文翻译

下载PDF

与GS832018T-133V相关器件

型号	品牌	获取价格	描述	数据表
GS832018T-133VT	GSI	获取价格	暂无描述
GS832018T-150	GSI	获取价格	2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
GS832018T-150I	GSI	获取价格	2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
GS832018T-150IV	GSI	获取价格	2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
GS832018T-150IVT	GSI	获取价格	Cache SRAM, 2MX18, 8.5ns, CMOS, PQFP100, TQFP-100
GS832018T-150T	GSI	获取价格	暂无描述
GS832018T-150V	GSI	获取价格	2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
GS832018T-150VT	GSI	获取价格	Cache SRAM, 2MX18, 8.5ns, CMOS, PQFP100, TQFP-100
GS832018T-166	GSI	获取价格	2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
GS832018T-166I	GSI	获取价格	2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs

与GS832018T-133V相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

33

产品中心

服务支持

精选活动

关于我们

帮助中心

GS832018T-133V

GS832018T-133V 数据手册

与GS832018T-133V相关器件

与GS832018T-133V相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GS832018T-133V

GS832018T-133V 数据手册

与GS832018T-133V相关器件

与GS832018T-133V相关文章

您还可以找

您在本页遇到什么问题？