Datasheet > GAL26V12C-20LJI

GAL26V12C-20LJI

更新时间： 2024-11-07 23:53:35

品牌	Logo	应用领域
其他 - ETC		可编程逻辑器件
页数	文件大小	规格书
16页	205K
描述
Electrically-Erasable PLD

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GAL26V12C-20LJI 数据手册

GAL26V12

High Performance E²CMOS PLD

Generic Array Logic^TM

FEATURES

FUNCTIONAL BLOCK DIAGRAM

• HIGH PERFORMANCE E²CMOS^®TECHNOLOGY

— 7.5 ns Maximum Propagation Delay

— Fmax = 142.8 MHz

I/CLK 1

INPUT

I/O/Q

PRESET

— 4.5 ns Maximum from Clock Input to Data Output

— TTL Compatible 16 mA Outputs

OLMC 0

INPUT

— UltraMOS^®Advanced CMOS Technology

I/O/Q

OLMC 1

OLMC 2

• LOW POWER CMOS

— 90 mA Typical Icc

• E²CELL TECHNOLOGY

— Reconfigurable Logic

— Reprogrammable Cells

— 100% Tested/Guaranteed 100% Yields

— High Speed Electrical Erasure (<100ms)

— 20 Year Data Retention

INPUT

INPUT/CLK 2

INPUT

OLMC 3

OLMC 4

OLMC 5

INPUT

• TWELVE OUTPUT LOGIC MACROCELLS

— Maximum Flexibility for Complex Logic Designs

INPUT

OLMC 6

OLMC 7

OLMC 8

OLMC 9

OLMC 10

OLMC 11

• PRELOAD AND POWER-ON RESET OF REGISTERS

— 100% Functional Testability

INPUT

• APPLICATIONS INCLUDE:

— DMA Control

— State Machine Control

— High Speed Graphics Processing

— Standard Logic Speed Upgrade

INPUT

• ELECTRONIC SIGNATURE FOR IDENTIFICATION

INPUT

DESCRIPTION

INPUT

The GAL26V12, at 7.5ns maximum propagation delay time, com-

bines a high performance CMOS process with Electrically Eras-

able (E²) floating gate technology to provide the highest perform-

ance available of any 26V12 device on the market. E²technol-

ogy offers high speed (<100ms) erase times, providing the ability

to reprogram or reconfigure the device quickly and efficiently.

RESET

PACKAGE DIAGRAMS

DIP

The generic architecture provides maximum design flexibility by

allowing the Output Logic Macrocell (OLMC) to be configured by

the user. The GAL26V12 is fully function/fuse map/parametric

compatible with other 26V12 devices.

I/CLK1

PLCC

I/O/Q

GND

I/O/Q

Unique test circuitry and reprogrammable cells allow complete

AC, DC, and functional testing during manufacture. As a result,

LATTICE is able to guarantee 100% field programmability and

functionality of all GAL^®products. LATTICE also guarantees 100

erase/rewrite cycles.

I/CLK2

GAL

26V12

I/O/Q

GND

I/O/Q

Vcc

VCC

GAL26V12

Top View

15 I/O/Q

tor Corp. The specifications herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 N.E. Moore Ct., Hillsboro, Oregon 97124 U.S.A.

Tel. (503) 268-8000 or 1-800-LATTICE; FAX (503) 268-8556

November 2000

12 3 4 5 6 7...16

中文翻译

下载PDF

与GAL26V12C-20LJI相关器件

型号	品牌	获取价格	描述	数据表
GAL26V12C-20LP	LATTICE	获取价格	EE PLD, 20ns, PAL-Type, CMOS, PDIP28, PLASTIC, DIP-28
GAL26V12C-20LPI	LATTICE	获取价格	EE PLD, 20ns, PAL-Type, CMOS, PDIP28, PLASTIC, DIP-28
GAL26V12C-7LJ	ETC	获取价格	Electrically-Erasable PLD
GAL-3	MINI	获取价格	Wide Band Low Power Amplifier, 0MHz Min, 3000MHz Max, SOT-89, 3 PIN
GAL-3+	MINI	获取价格	Wide Band Low Power Amplifier, 0MHz Min, 3000MHz Max, SOT-89, 3 PIN
GAL-33	MINI	获取价格	Wide Band Low Power Amplifier, 0MHz Min, 4000MHz Max, SOT-89, 3 PIN
GAL-33+	MINI	获取价格	Wide Band Low Power Amplifier, 0MHz Min, 4000MHz Max, SOT-89, 3 PIN
GAL351_15	GOOD-ARK	获取价格	Press Fit Automotive Rectifier (LUCAS) Voltage Range 100 to 600Volts Current 35 Amps
GAL39V18-15HB1	STMICROELECTRONICS	获取价格	EE PLD
GAL39V18-15HC1	STMICROELECTRONICS	获取价格	EE PLD

与GAL26V12C-20LJI相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

21
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

20
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

45
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

38

产品中心

服务支持

精选活动

关于我们

帮助中心

GAL26V12C-20LJI

GAL26V12C-20LJI 数据手册

与GAL26V12C-20LJI相关器件

与GAL26V12C-20LJI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GAL26V12C-20LJI

GAL26V12C-20LJI 数据手册

与GAL26V12C-20LJI相关器件

与GAL26V12C-20LJI相关文章

您还可以找

您在本页遇到什么问题？