5秒后页面跳转
EPM570GT100I5ES PDF预览

EPM570GT100I5ES

更新时间: 2024-09-14 14:42:07
品牌 Logo 应用领域
英特尔 - INTEL LTE输入元件可编程逻辑
页数 文件大小 规格书
98页 1060K
描述
Flash PLD, PQFP100, 16 X 16 MM, 1MM PITCH, TQFP-100

EPM570GT100I5ES 技术参数

是否Rohs认证:不符合生命周期:Active
包装说明:QFP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.62
Is Samacsys:NJESD-30 代码:S-PQFP-G100
JESD-609代码:e0湿度敏感等级:3
专用输入次数:I/O 线路数量:76
端子数量:100组织:0 DEDICATED INPUTS, 76 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装形状:SQUARE
封装形式:FLATPACK峰值回流温度(摄氏度):NOT SPECIFIED
可编程逻辑类型:FLASH PLD认证状态:Not Qualified
最大供电电压:1.89 V最小供电电压:1.71 V
标称供电电压:1.8 V表面贴装:YES
端子面层:TIN LEAD端子形式:GULL WING
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
Base Number Matches:1

EPM570GT100I5ES 数据手册

 浏览型号EPM570GT100I5ES的Datasheet PDF文件第2页浏览型号EPM570GT100I5ES的Datasheet PDF文件第3页浏览型号EPM570GT100I5ES的Datasheet PDF文件第4页浏览型号EPM570GT100I5ES的Datasheet PDF文件第5页浏览型号EPM570GT100I5ES的Datasheet PDF文件第6页浏览型号EPM570GT100I5ES的Datasheet PDF文件第7页 
Section I. MAX II Device  
Family Data Sheet  
This section provides designers with the data sheet specifications for  
MAX® II devices. The chapters contain feature definitions of the internal  
architecture, Joint Test Action Group (JTAG) and in-system  
programmability (ISP) information, DC operating conditions, AC timing  
parameters, and ordering information for MAX II devices.  
This section includes the following chapters:  
Chapter 1. Introduction  
Chapter 2. MAX II Architecture  
Chapter 3. JTAG & In-System Programmability  
Chapter 4. Hot Socketing & Power-On Reset in MAX II Devices  
Chapter 5. DC & Switching Characteristics  
Chapter 6. Reference & Ordering Information  
The table below shows the revision history for Chapters 1 through 6.  
Revision History  
Chapter(s)  
Date/Version  
August 2006, v1.5  
July 2006, v1.4  
June 2005, v1.3  
Changes Made  
Minor update to features list.  
Minor updates to tables.  
1
Updated timing numbers in Table 1-1.  
December 2004, v1.2 Updated timing numbers in Table 1-1.  
Updated timing numbers in Table 1-1.  
June 2004, v1.1  
2
Updated functional description and I/O  
August 2006, v1.6  
structure sections.  
Altera Corporation  
Section I–1  
Preliminary  

与EPM570GT100I5ES相关器件

型号 品牌 获取价格 描述 数据表
EPM570GT100I5N INTEL

获取价格

Flash PLD, 8.7ns, 440-Cell, CMOS, PQFP100, 16 X 16 MM, 0.50 MM PITCH, LEAD FREE, TQFP-100
EPM570GT144A3N INTEL

获取价格

Flash PLD, 5.4ns, 440-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144
EPM570GT144A4 INTEL

获取价格

Flash PLD, 7ns, 440-Cell, CMOS, PQFP144
EPM570GT144A5N INTEL

获取价格

Flash PLD, 8.7ns, 440-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144
EPM570GT144C3 INTEL

获取价格

Flash PLD, 5.4ns, 440-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, TQFP-144
EPM570GT144C4 INTEL

获取价格

Flash PLD, 7ns, 440-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, TQFP-144
EPM570GT144I3 INTEL

获取价格

Flash PLD, 5.4ns, 440-Cell, CMOS, PQFP144,
EPM570GT144I4 INTEL

获取价格

Flash PLD, 7ns, 440-Cell, CMOS, PQFP144,
EPM570GT144I4N INTEL

获取价格

Flash PLD, 7ns, 440-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144
EPM570M100A ALTERA

获取价格

MAX II Device Family