5秒后页面跳转
EPF6016ATC100-1 PDF预览

EPF6016ATC100-1

更新时间: 2024-02-21 07:20:04
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟LTE输入元件可编程逻辑
页数 文件大小 规格书
52页 374K
描述
Loadable PLD, CMOS, PQFP100, TQFP-100

EPF6016ATC100-1 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Transferred零件包装代码:QFP
包装说明:LFQFP,针数:100
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.14Is Samacsys:N
其他特性:CAN ALSO BE USED 16000 LOGIC GATES最大时钟频率:172 MHz
JESD-30 代码:S-PQFP-G100JESD-609代码:e3
长度:14 mm湿度敏感等级:3
专用输入次数:4I/O 线路数量:81
端子数量:100最高工作温度:85 °C
最低工作温度:组织:4 DEDICATED INPUTS, 81 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):260
可编程逻辑类型:LOADABLE PLD认证状态:Not Qualified
座面最大高度:1.27 mm最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES温度等级:OTHER
端子面层:MATTE TIN (472) OVER COPPER端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:14 mm
Base Number Matches:1

EPF6016ATC100-1 数据手册

 浏览型号EPF6016ATC100-1的Datasheet PDF文件第3页浏览型号EPF6016ATC100-1的Datasheet PDF文件第4页浏览型号EPF6016ATC100-1的Datasheet PDF文件第5页浏览型号EPF6016ATC100-1的Datasheet PDF文件第7页浏览型号EPF6016ATC100-1的Datasheet PDF文件第8页浏览型号EPF6016ATC100-1的Datasheet PDF文件第9页 
FLEX 6000 Programmable Logic Device Family Data Sheet  
Figure 1. OptiFLEX Architecture Block Diagram  
IOEs  
Row FastTrack  
Interconnect  
Row FastTrack  
Interconnect  
Column FastTrack  
Interconnect  
IOEs  
Column FastTrack  
Interconnect  
Local Interconnect  
(Each LAB accesses  
two local interconnect  
areas.)  
Logic Elements  
FLEX 6000 devices provide four dedicated, global inputs that drive the  
control inputs of the flipflops to ensure efficient distribution of high-  
speed, low-skew control signals. These inputs use dedicated routing  
channels that provide shorter delays and lower skews than the FastTrack  
Interconnect. These inputs can also be driven by internal logic, providing  
an ideal solution for a clock divider or an internally generated  
asynchronous clear signal that clears many registers in the device. The  
dedicated global routing structure is built into the device, eliminating the  
need to create a clock tree.  
Logic Array Block  
An LAB consists of ten LEs, their associated carry and cascade chains, the  
LAB control signals, and the LAB local interconnect. The LAB provides  
the coarse-grained structure of the FLEX 6000 architecture, and facilitates  
efficient routing with optimum device utilization and high performance.  
6
Altera Corporation  

EPF6016ATC100-1 替代型号

型号 品牌 替代类型 描述 数据表
EPF6016ATC100-2 ALTERA

完全替代

Programmable Logic Device Family
EPF6016ATC100-3 ALTERA

类似代替

Loadable PLD, CMOS, PQFP100, TQFP-100

与EPF6016ATC100-1相关器件

型号 品牌 获取价格 描述 数据表
EPF6016ATC100-2 ALTERA

获取价格

Programmable Logic Device Family
EPF6016ATC100-2N ALTERA

获取价格

Loadable PLD, PQFP100, TQFP-100
EPF6016ATC100-3 ALTERA

获取价格

Loadable PLD, CMOS, PQFP100, TQFP-100
EPF6016ATC100-3N ALTERA

获取价格

Loadable PLD, PQFP100, TQFP-100
EPF6016ATC144-1 ALTERA

获取价格

Loadable PLD, CMOS, PQFP144, TQFP-144
EPF6016ATC144-2N ALTERA

获取价格

Programmable Logic Device Family
EPF6016ATC144-3 ALTERA

获取价格

Loadable PLD, CMOS, PQFP144, TQFP-144
EPF6016ATI100-1 ALTERA

获取价格

Loadable PLD, CMOS, PQFP100, TQFP-100
EPF6016ATI100-3 ALTERA

获取价格

Loadable PLD, CMOS, PQFP100, TQFP-100
EPF6016ATI100-3 INTEL

获取价格

Loadable PLD, CMOS, PQFP100, TQFP-100