5秒后页面跳转
EPF10K70RC240-2N PDF预览

EPF10K70RC240-2N

更新时间: 2024-11-05 14:55:11
品牌 Logo 应用领域
英特尔 - INTEL 输入元件可编程逻辑
页数 文件大小 规格书
143页 1990K
描述
Loadable PLD, 0.4ns, CMOS, PQFP240, RQFP-240

EPF10K70RC240-2N 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:HFQFP, HQFP240,1.37SQ,20Reach Compliance Code:compliant
ECCN代码:3A991HTS代码:8542.39.00.01
风险等级:5.27JESD-30 代码:S-PQFP-G240
JESD-609代码:e3长度:32 mm
湿度敏感等级:3专用输入次数:4
I/O 线路数量:189输入次数:189
逻辑单元数量:3744输出次数:189
端子数量:240最高工作温度:70 °C
最低工作温度:组织:4 DEDICATED INPUTS, 189 I/O
输出函数:REGISTERED封装主体材料:PLASTIC/EPOXY
封装代码:HFQFP封装等效代码:HQFP240,1.37SQ,20
封装形状:SQUARE封装形式:FLATPACK, HEAT SINK/SLUG, FINE PITCH
峰值回流温度(摄氏度):245电源:3.3/5 V
可编程逻辑类型:LOADABLE PLD传播延迟:0.4 ns
认证状态:Not Qualified座面最大高度:4.1 mm
子类别:Field Programmable Gate Arrays最大供电电压:5.25 V
最小供电电压:4.75 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
宽度:32 mmBase Number Matches:1

EPF10K70RC240-2N 数据手册

 浏览型号EPF10K70RC240-2N的Datasheet PDF文件第2页浏览型号EPF10K70RC240-2N的Datasheet PDF文件第3页浏览型号EPF10K70RC240-2N的Datasheet PDF文件第4页浏览型号EPF10K70RC240-2N的Datasheet PDF文件第5页浏览型号EPF10K70RC240-2N的Datasheet PDF文件第6页浏览型号EPF10K70RC240-2N的Datasheet PDF文件第7页 
Includes  
FLEX 10KA  
FLEX 10K  
Embedded Programmable  
Logic Device Family  
®
March 2001, ver. 4.1  
Data Sheet  
The industrys first embedded programmable logic device (PLD)  
family, providing System-on-a-Programmable-Chip (SOPC)  
integration  
Features...  
Embedded array for implementing megafunctions, such as  
efficient memory and specialized logic functions  
Logic array for general logic functions  
High density  
10,000 to 250,000 typical gates (see Tables 1 and 2)  
Up to 40,960 RAM bits; 2,048 bits per embedded array block  
(EAB), all of which can be used without reducing logic capacity  
System-level features  
MultiVoltTM I/ O interface support  
5.0-V tolerant input pins in FLEX® 10KA devices  
Low power consumption (typical specification less than 0.5 mA  
in standby mode for most devices)  
FLEX 10K and FLEX 10KA devices support peripheral  
component interconnect Special Interest Group (PCI SIG) PCI  
Local Bus Specification, Revision 2.2  
FLEX 10KA devices include pull-up clamping diode, selectable  
on a pin-by-pin basis for 3.3-V PCI compliance  
Select FLEX 10KA devices support 5.0-V PCI buses with eight or  
fewer loads  
Built-in Joint Test Action Group (JTAG) boundary-scan test  
(BST) circuitry compliant with IEEE Std. 1149.1-1990, available  
without consuming any device logic  
Table 1. FLEX 10K Device Features  
Feature  
EPF10K10  
EPF10K20  
EPF10K30  
EPF10K40  
EPF10K50  
EPF10K10A  
EPF10K30A  
EPF10K50V  
Typical gates (logic and RAM) (1)  
Maximum system gates  
Logic elements (LEs)  
10,000  
31,000  
576  
20,000  
63,000  
1,152  
144  
30,000  
69,000  
1,728  
216  
40,000  
93,000  
2,304  
288  
50,000  
116,000  
2,880  
360  
Logic array blocks (LABs)  
Embedded array blocks (EABs)  
Total RAM bits  
72  
3
6
6
8
10  
6,144  
150  
12,288  
189  
12,288  
246  
16,384  
189  
20,480  
310  
Maximum user I/O pins  
Altera Corporation  
1
A-DS-F10K-04.1  

与EPF10K70RC240-2N相关器件

型号 品牌 获取价格 描述 数据表
EPF10K70RC240-3 ALTERA

获取价格

Loadable PLD, 0.5ns, CMOS, PQFP240, RQFP-240
EPF10K70RC240-3 INTEL

获取价格

Loadable PLD, 0.5ns, CMOS, PQFP240, RQFP-240
EPF10K70RC240-3N INTEL

获取价格

Loadable PLD, 0.5ns, CMOS, PQFP240, RQFP-240
EPF10K70RC240-3N ALTERA

获取价格

Loadable PLD, 0.5ns, CMOS, PQFP240, RQFP-240
EPF10K70RC240-4 ALTERA

获取价格

Loadable PLD, 0.7ns, CMOS, PQFP240, RQFP-240
EPF10K70RC240-4 INTEL

获取价格

Loadable PLD, 0.7ns, CMOS, PQFP240, RQFP-240
EPF10K70RI240-2 ALTERA

获取价格

Loadable PLD, 17.2ns, CMOS, PQFP240, RQFP-240
EPF10K70RI240-3 ALTERA

获取价格

Loadable PLD, 19.1ns, CMOS, PQFP240, RQFP-240
EPF10K70RI240-4 ALTERA

获取价格

Loadable PLD, 24.2ns, CMOS, PQFP240, RQFP-240
EPF2MM331M40OT^ AISHI

获取价格

Polymer Radial