Datasheet > EP20K200CP240C9

EP20K200CP240C9

更新时间： 2024-09-18 20:29:23

品牌	Logo	应用领域
英特尔 - INTEL		栅
页数	文件大小	规格书
86页	1087K
描述
Field Programmable Gate Array

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

EP20K200CP240C9 技术参数

生命周期：	Active	包装说明：	,
Reach Compliance Code：	compliant	风险等级：	5.66
Base Number Matches：	1

EP20K200CP240C9 数据手册

APEX 20KC

Programmable Logic

Device

February 2002 ver. 2.0

Data Sheet

■

Programmable logic device (PLD) manufactured using a 0.15-µm all-

Features...

layer copper-metal fabrication process

–

25 to 35% faster design performance than APEX^TM20KE devices

Pin-compatible with APEX 20KE devices

High-performance, low-power copper interconnect

MultiCore^TMarchitecture integrating look-up table (LUT) logic

and embedded memory

–

LUT logic used for register-intensive functions

Embedded system blocks (ESBs) used to implement memory

functions, including first-in first-out (FIFO) buffers, dual-port

RAM, and content-addressable memory (CAM)

■

High-density architecture

–

200,000 to 1 million typical gates (see Table 1)

Up to 38,400 logic elements (LEs)

Up to 327,680 RAM bits that can be used without reducing

available logic

Table 1. APEX 20KC Device Features

Note (1)

Feature

EP20K200C

EP20K400C

EP20K600C

EP20K1000C

Maximum system gates

Typical gates

526,000

200,000

8,320

1,052,000

400,000

16,640

104

1,537,000

600,000

24,320

152

1,772,000

1,000,000

38,400

160

LEs

ESBs

Maximum RAM bits

PLLs (2)

106,496

212,992

311,296

327,680

Speed grades (3)

Maximum macrocells

Maximum user I/O pins

-7, -8, -9

832

-7, -8, -9

1,664

-7, -8, -9

2,432

-7, -8, -9

2,560

376

488

588

708

Notes:

(1) The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to

57,000 additional gates.

(2) PLL: phase-locked loop.

(3) The -7 speed grade provides the fastest performance.

Altera Corporation

DS-APEX20KC-2.0

12 3 4 5 6 7...86

中文翻译

下载PDF

与EP20K200CP240C9相关器件

型号	品牌	获取价格	描述	数据表
EP20K200CP240C9ES	ETC	获取价格	ASIC
EP20K200CP240I7	INTEL	获取价格	Field Programmable Gate Array
EP20K200CP240I7ES	ETC	获取价格	ASIC
EP20K200CP240I8	ETC	获取价格	ASIC
EP20K200CP240I8ES	ETC	获取价格	ASIC
EP20K200CP240I9	INTEL	获取价格	Field Programmable Gate Array
EP20K200CP240I9ES	ETC	获取价格	ASIC
EP20K200CQ208C7	INTEL	获取价格	Loadable PLD, 1.48ns, CMOS, PQFP208, 30.40 X 30.40 MM, 0.50 MM PITCH, PLASTIC, QFP-208
EP20K200CQ208C-7	ROCHESTER	获取价格	LOADABLE PLD, 1.48 ns, PQFP208, 30.40 X 30.40 MM, 0.50 MM PITCH, PLASTIC, QFP-208
EP20K200CQ208C7N	INTEL	获取价格	Loadable PLD, 1.48ns, PQFP208, 30.40 X 30.40 MM, 0.50 MM PITCH, PLASTIC, QFP-208