Datasheet > EDI8G32512V25MMC

EDI8G32512V25MMC

更新时间： 2024-11-17 05:55:19

品牌	Logo	应用领域
WEDC		静态存储器
页数	文件大小	规格书
6页	355K
描述
SRAM Module, 512KX32, 25ns, CMOS, SIMM-72

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EDI8G32512V25MMC 数据手册

EDI8F32512V

White Electronic Designs

512Kx32 Static RAM CMOS, High Speed Module

FEATURES

DESCRIPTION

512Kx32 bit CMOS Static RAM

The EDI8F32512V is a high speed 16 Mb Static RAM

module organized as 512K words by 32 bits. This module is

constructed from four 512Kx8 Static RAMs in SOJ packages

on an epoxy laminate (FR4) board.

Random Access Memory

Access Times: 15, 20, and 25ns

Individual Byte Selects

Fully Static, No Clocks

TTL Compatible I/O

Four chip enables (E0#-E3#) are used to independently

enable the four bytes. Reading or writing can be executed on

individual bytes or any combination of multiple bytes through

proper use of selects.

High Density Package

The EDI8F32512V is offered in 72 pin ZIP and 72 lead SIMM

packages, which enable 16 Mb of memory to be placed in

less than 1.3 square inches of board space.

72 Pin ZIP, No. 173

72 lead SIMM, No. 174 (Gold Option)

Common Data Inputs and Outputs

All inputs and outputs are TTL compatible and operate from a

single 3.3V supply. Fully asynchronous circuitry requires no

clocks or refreshing for operation and provides equal access

and cycle times for ease of use.

Single +3.3V (±10%) Supply Operation

Pins PD0- PD3, are used to identify module memory density in

applications where alternate modules can be interchanged.

* This product is subject to change without notice.

FIG. 1

Pin Names

A0-A18

E0#-E3#

Address Inputs

Chip Enables

Write Enable

Output Enable

Pin Conﬁgurations and Block Diagram

�ꢀ

ꢆꢓ

�ꢀ

ꢁꢂꢃ

ꢁꢂꢄ

ꢂꢅꢄ

ꢂꢅꢆ

ꢂꢅꢇ

ꢂꢅꢃ

ꢈꢀꢀ

ꢇꢓ

ꢍꢓ

ꢁꢂꢇꢓ

ꢈꢔꢔꢓ

ꢃꢓ

ꢎꢓ

ꢏꢓ

ꢁꢂꢆꢓ

ꢂꢅꢋꢓ

ꢂꢅꢌꢓ

ꢂꢅꢆꢄꢓ

ꢂꢅꢆꢆꢓ

ꢉꢄꢓ

ꢊꢓ

ꢋꢓ

ꢌꢓ

ꢆꢄꢓ

ꢆꢇꢓ

ꢆꢍꢓ

ꢆꢏꢓ

ꢆꢋꢓ

ꢇꢄꢓ

ꢇꢇꢓ

ꢇꢍꢓ

ꢇꢏꢓ

ꢇꢋꢓ

ꢃꢄꢓ

ꢃꢇꢓ

ꢃꢍꢓ

ꢃꢏꢓ

ꢆꢆꢓ

ꢆꢃꢓ

ꢆꢎꢓ

ꢆꢊꢓ

ꢆꢌꢓ

ꢇꢆꢓ

ꢇꢃꢓ

ꢇꢎꢓ

ꢇꢊꢓ

ꢇꢌꢓ

ꢃꢆꢓ

ꢃꢃꢓ

ꢃꢎꢓ

DQ0-DQ31

Common Data

Input/Output

ꢉꢊ

V_CC

V_SS

Power (+3.3V±10%)

Ground

ꢉꢆꢓ

ꢉꢋ

ꢉꢇꢓ

ꢉꢌ

ꢂꢅꢆꢇꢓ

ꢂꢅꢆꢃꢓ

ꢂꢅꢆꢍꢓ

ꢂꢅꢆꢎꢓ

ꢈꢔꢔꢓ

ꢂꢅꢍ

ꢂꢅꢎ

ꢂꢅꢏ

ꢂꢅꢊ

ꢐꢑ

No Connectiona

ꢎꢏꢐꢎꢄ�

ꢉꢆꢎꢓ

ꢒꢆꢑꢓ

ꢑꢒ

ꢉꢆꢍ

ꢒꢄꢑ

ꢀꢒ

ꢃꢄꢂꢘꢆ

ꢒꢃꢑꢓ

ꢉꢆꢊꢓ

ꢕꢑꢓ

ꢃꢊꢓ

ꢃꢌꢓ

ꢍꢆꢓ

ꢍꢃꢓ

ꢍꢎꢓ

ꢍꢊꢓ

ꢍꢌꢓ

ꢎꢆꢓ

ꢎꢃꢓ

ꢎꢎꢓ

ꢎꢊꢓ

ꢎꢌꢓ

ꢏꢆꢓ

ꢏꢃꢓ

ꢏꢎꢓ

ꢏꢊꢓ

ꢏꢌꢓ

ꢊꢆ

ꢒꢇꢑ ꢃꢋꢓ

ꢉꢆꢏꢓ ꢍꢄꢓ

ꢈꢔꢔꢓ ꢍꢇꢓ

ꢊꢔꢏꢐꢊꢔꢕꢆ

ꢙꢆꢆꢆ�

ꢂꢅꢇꢍꢓ

ꢂꢅꢇꢎꢓ

ꢂꢅꢇꢏꢓ

ꢂꢅꢇꢊꢓ

ꢉꢃꢓ

ꢂꢅꢆꢏꢓ ꢍꢍꢓ

ꢂꢅꢆꢊꢓ ꢍꢏꢓ

ꢂꢅꢆꢋꢓ ꢍꢋꢓ

ꢂꢅꢆꢌꢓ ꢎꢄꢓ

ꢉꢆꢄꢓ ꢎꢇꢓ

ꢉꢆꢆꢓ ꢎꢍꢓ

ꢉꢆꢇꢓ ꢎꢏꢓ

ꢉꢆꢃꢓ ꢎꢋꢓ

ꢂꢅꢇꢄꢓ ꢏꢄꢓ

ꢂꢅꢇꢆꢓ ꢏꢇꢓ

ꢂꢅꢇꢇꢓ ꢏꢍꢓ

ꢂꢅꢇꢃꢓ ꢏꢏꢓ

ꢈꢔꢔꢓ ꢏꢋꢓ

ꢓꢏꢒ

ꢃꢄꢂꢘꢆ

ꢊꢔ�ꢐꢊꢔꢄꢃꢆ

ꢙꢆꢆꢆ�

ꢉꢍꢓ

ꢓꢄꢒ

ꢉꢎꢓ

ꢈꢀꢀꢓ

ꢃꢄꢂꢘꢆ

ꢉꢏꢓ

ꢊꢔꢄꢖꢐꢊꢔꢂꢁꢆ

ꢙꢆꢆꢆ�

ꢂꢅꢇꢋꢓ

ꢂꢅꢇꢌꢓ

ꢂꢅꢃꢄꢓ

�ꢀꢁꢂꢃ

ꢄꢂꢅꢃ

ꢆꢇ

ꢓꢂꢒ

ꢃꢄꢂꢘꢆ

�ꢀ ꢊꢄꢓ

ꢊꢔꢂꢗꢐꢊꢔꢁꢄ

ꢙꢆꢆꢆ�

�ꢀꢓ ꢊꢇ

ꢓꢁꢒ

�ꢀꢁꢂꢃꢄꢂꢅꢆꢇꢈꢉꢆꢊꢋꢌꢍ

ꢅꢈꢁꢉꢊꢂꢉꢋꢃꢌꢍꢎꢃꢇꢏꢎꢐꢍꢑꢒ

White Electronic Designs Corp. reserves the right to change products or speciﬁcations without notice.

Aug, 2002

Rev. 8A

White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

12 3 4 5 6

中文翻译

下载PDF

与EDI8G32512V25MMC相关器件

型号	品牌	获取价格	描述	数据表
EDI8L21664V	ETC	获取价格	External SRAM Memory Solution
EDI8L21664V10BC	WEDC	获取价格	SRAM Module, 128KX16, 10ns, CMOS, PBGA74, 15 X 15 MM, MO-151, BGA-74
EDI8L21664V12BC	WEDC	获取价格	SRAM Module, 128KX16, 12ns, CMOS, PBGA74, 15 X 15 MM, MO-151, BGA-74
EDI8L21664V15BC	ETC	获取价格	x16 SRAM Module
EDI8L21664V15BI	WEDC	获取价格	SRAM Module, 128KX16, 15ns, CMOS, PBGA74, 15 X 15 MM, MO-151, BGA-74
EDI8L21664V-BC	ETC	获取价格	TMS320C5000 Family
EDI8L21665V10BC	ETC	获取价格	x16 SRAM Module
EDI8L21665V12BC	ETC	获取价格	x16 SRAM Module
EDI8L21665V15BC	ETC	获取价格	x16 SRAM Module
EDI8L21665V15BI	ETC	获取价格	x16 SRAM Module

与EDI8G32512V25MMC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

14
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

7
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

36
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

31

产品中心

服务支持

精选活动

关于我们

帮助中心

EDI8G32512V25MMC

EDI8G32512V25MMC 数据手册

与EDI8G32512V25MMC相关器件

与EDI8G32512V25MMC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

EDI8G32512V25MMC

EDI8G32512V25MMC 数据手册

与EDI8G32512V25MMC相关器件

与EDI8G32512V25MMC相关文章

您还可以找

您在本页遇到什么问题？