5秒后页面跳转
EDI88512LPA17MIG PDF预览

EDI88512LPA17MIG

更新时间: 2024-09-16 15:31:31
品牌 Logo 应用领域
WEDC 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
9页 310K
描述
Standard SRAM, 512KX8, 17ns, CMOS, PDSO36, ROHS COMPLIANT, PLASTIC, SOJ-36

EDI88512LPA17MIG 数据手册

 浏览型号EDI88512LPA17MIG的Datasheet PDF文件第2页浏览型号EDI88512LPA17MIG的Datasheet PDF文件第3页浏览型号EDI88512LPA17MIG的Datasheet PDF文件第4页浏览型号EDI88512LPA17MIG的Datasheet PDF文件第5页浏览型号EDI88512LPA17MIG的Datasheet PDF文件第6页浏览型号EDI88512LPA17MIG的Datasheet PDF文件第7页 
EDI88512CA-XMXG  
WPS512K8X-XRJXG  
White Electronic Designs  
512Kx8 Plastic Monolithic SRAM CMOS  
WEDC's ruggedized plastic 512Kx8 SRAM that allows  
the user to capitalize on the cost advantage of using a  
plastic component while not sacricing all of the reliability  
available in a full military device.  
FEATURES  
512Kx8 bit CMOS Static  
Random Access Memory  
Extended temperature testing is performed with the test  
patterns developed for use on WEDC’s fully compliant  
512Kx8 SRAMs. WEDC fully characterizes devices  
to determine the proper test patterns for testing at  
temperature extremes. This is critical because the  
operating characteristics of device change when it is  
operated beyond the commercial guarantee a device that  
operates reliably in the eld at temperature extremes.  
Users of WEDC’s ruggedized plastic benet from WEDC’s  
extensive experience in characterizing SRAMs for use in  
military systems.  
• Access Times of 17, 20, 25ns  
• Data Retention Function (LPA version)  
• Extended Temperature Testing  
• Data Retention Functionality Testing  
36 lead JEDEC Approved Revolutionary Pinout  
• Plastic SOJ (Package 319)  
Single +5V (±10%) Supply Operation  
RoHS compliant  
WEDC ensures Low Power devices will retain data in Data  
Retention mode by characterizing the devices to determine  
the appropriate test conditions. This is crucial for systems  
operating at -40°C or below and using dense memories  
such as 512Kx8s.  
WEDC’s ruggedized plastic SOJ is footprint compatible  
with WEDC’s full military ceramic 36 pin SOJ.  
FIG. 1 – PIN CONFIGURATION  
PIN Description  
TOP VIEW  
I/O0-7  
Data Inputs/Outputs  
Address Inputs  
Write Enables  
Chip Selects  
A0-18  
WE#  
CS#  
OE#  
VCC  
A0  
A1  
1
2
3
4
5
6
7
8
9
36 NC  
35 A18  
34 A17  
33 A16  
32 A15  
31 OE#  
30 I/O7  
29 I/O6  
28 VSS  
27 VCC  
26 I/O5  
25 I/O4  
24 A14  
23 A13  
22 A12  
21 A11  
20 A10  
19 NC  
A2  
A3  
A4  
CS#  
I/O0  
I/O1  
VCC  
Output Enable  
Power (+5V ±10%)  
Ground  
BLOCK DIAGRAM  
36pin  
VSS  
VSS 10  
I/O2 11  
I/O3 12  
WE# 13  
A5 14  
Revolutionary  
NC  
Not Connected  
Memory Array  
A6 15  
A7 16  
A8 17  
Address  
Buffer  
Address  
Decoder  
I/O  
A
Ø-18  
I/OØ-7  
Circuits  
A9 18  
WE#  
CS#  
OE#  
February 2009  
Rev. 8  
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com  

与EDI88512LPA17MIG相关器件

型号 品牌 获取价格 描述 数据表
EDI88512LPA-17MIG MICROSEMI

获取价格

Standard SRAM, 512KX8, 17ns, CMOS, PDSO36, ROHS COMPLIANT, PLASTIC, SOJ-36
EDI88512LPA17MIRP WEDC

获取价格

Standard SRAM, 512KX8, 17ns, CMOS, PDSO36,
EDI88512LPA-17MMG MICROSEMI

获取价格

512KX8 STANDARD SRAM, 17ns, PDSO36, ROHS COMPLIANT, PLASTIC, SOJ-36
EDI88512LPA17MMRP WEDC

获取价格

Standard SRAM, 512KX8, 17ns, CMOS, PDSO36,
EDI88512LPA17N36B WEDC

获取价格

Standard SRAM, 512KX8, 17ns, CMOS, CDSO36, CERAMIC, SOJ-36
EDI88512LPA17N36B MICROSEMI

获取价格

Standard SRAM, 512KX8, 17ns, CMOS, CDSO36, CERAMIC, SOJ-36
EDI88512LPA17N36C MICROSEMI

获取价格

Standard SRAM, 512KX8, 17ns, CMOS, CDSO36, CERAMIC, SOJ-36
EDI88512LPA17N36I WEDC

获取价格

Standard SRAM, 512KX8, 17ns, CMOS, CDSO36, CERAMIC, SOJ-36
EDI88512LPA17N36I MICROSEMI

获取价格

Standard SRAM, 512KX8, 17ns, CMOS, CDSO36, CERAMIC, SOJ-36
EDI88512LPA17N36M WEDC

获取价格

Standard SRAM, 512KX8, 17ns, CMOS, CDSO36, CERAMIC, SOJ-36