5秒后页面跳转
DSP56300AD PDF预览

DSP56300AD

更新时间: 2024-11-23 22:40:39
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 数字信号处理器
页数 文件大小 规格书
168页 2933K
描述
24-Bit Audio Digital Signal Processor

DSP56300AD 数据手册

 浏览型号DSP56300AD的Datasheet PDF文件第2页浏览型号DSP56300AD的Datasheet PDF文件第3页浏览型号DSP56300AD的Datasheet PDF文件第4页浏览型号DSP56300AD的Datasheet PDF文件第5页浏览型号DSP56300AD的Datasheet PDF文件第6页浏览型号DSP56300AD的Datasheet PDF文件第7页 
Freescale Semiconductor, Inc.  
Technical Data  
DSP56362/D  
Rev. 3, 02/2004  
24-Bit Audio Digital  
Signal Processor  
Motorola designed the DSP56362 to support digital audio applications requiring digital audio compression  
and decompression, sound field processing, acoustic equalization, and other digital audio algorithms. The  
DSP56362 uses the high performance, single-clock-per-cycle DSP56300 core family of programmable  
CMOS digital signal processors (DSPs) combined with the audio signal processing capability of the  
Motorola Symphony™ DSP family, as shown in Figure 1. This design provides a two-fold performance  
increase over Motorola’s popular Symphony family of DSPs while retaining code compatibility. Significant  
architectural enhancements include a barrel shifter, 24-bit addressing, instruction cache, and direct  
memory access (DMA). The DSP56362 offers 100 million instructions per second (MIPS) using an internal  
100 MHz clock at 3.3 V.  
2
16  
12  
5
Program RAM/  
Instruction  
Cache  
3072 × 24  
Program ROM  
30K × 24  
Bootstrap ROM  
X Data  
RAM  
5632 × 24  
ROM  
6144 × 24  
Host  
Interface  
DAX  
(SPDIF)  
Triple  
Timer  
SHI  
ESAI  
Y Data  
RAM  
5632 × 24  
ROM  
6144 × 24  
Memory  
Expansion  
Area  
192 × 24  
Peripheral  
Expansion Area  
YAB  
18  
Address  
External  
Address  
Bus  
XAB  
PAB  
DAB  
Generation  
Unit  
Address  
Switch  
Six Channel  
DMA Unit  
DRAM/SRAM  
Bus  
24-Bit  
DSP56300  
Core  
11  
Interface  
&
Control  
I - Cache  
Control  
DDB  
YDB  
XDB  
PDB  
GDB  
External  
Data Bus  
Switch  
24  
Internal  
Data  
Bus  
Data  
Switch  
Power  
EXTAL  
Clock  
Generator  
Mngmnt.  
Data ALU  
6
Program  
Interrupt  
Controller  
Program  
Decode  
Controller  
Program  
Address  
Generator  
+
56-bit MAC  
24  
×
24 56  
JTAG  
OnCE  
Two 56-bit Accumulators  
56-bit Barrel Shifter  
PLL  
CLKOUT  
MODA/IRQA  
MODB/IRQB  
MODC/IRQC  
MODD/IRQD  
RESET  
PINIT/NMI  
AA0456G  
Figure 1 DSP56362 Block Diagram  
This document contains information on a new product. Specifications and information herein are subject to change without notice.  
IMOTOROLA  
DSP56362 Advance Information  
For More Information On This Product,  
Go to: www.freescale.com  

与DSP56300AD相关器件

型号 品牌 获取价格 描述 数据表
DSP56300FM MOTOROLA

获取价格

24-Bit Audio Digital Signal Processor
DSP56300FM FREESCALE

获取价格

24-Bit Audio Digital Signal Processor
DSP56300FM/AD MOTOROLA

获取价格

high density CMOS device with 3.3 V inputs and outputs
DSP56300FM/AD FREESCALE

获取价格

a high-density CMOS device
DSP56300FMAD ETC

获取价格

DSP56300 Family Manual Addendum
DSP56301 MOTOROLA

获取价格

DSP56301 Digital Signal Processor
DSP56301 FREESCALE

获取价格

24-Bit Digital Signal Processor
DSP56301ADMUM ETC

获取价格

DSP56301 Application Development Module Users Manual
DSP56301AG100 FREESCALE

获取价格

24-Bit Digital Signal Processor
DSP56301AG80 FREESCALE

获取价格

24-Bit Digital Signal Processor