5秒后页面跳转
DSP56301VL100 PDF预览

DSP56301VL100

更新时间: 2024-01-26 18:53:27
品牌 Logo 应用领域
飞思卡尔 - FREESCALE 外围集成电路数字信号处理器时钟
页数 文件大小 规格书
124页 2296K
描述
24-Bit Digital Signal Processor

DSP56301VL100 数据手册

 浏览型号DSP56301VL100的Datasheet PDF文件第2页浏览型号DSP56301VL100的Datasheet PDF文件第3页浏览型号DSP56301VL100的Datasheet PDF文件第4页浏览型号DSP56301VL100的Datasheet PDF文件第5页浏览型号DSP56301VL100的Datasheet PDF文件第6页浏览型号DSP56301VL100的Datasheet PDF文件第7页 
DSP56301  
Rev. 10, 7/2006  
Freescale Semiconductor  
Technical Data  
DSP56301  
24-Bit Digital Signal Processor  
52  
6
6
3
Memory Expansion Area  
The DSP56301 is intended  
for general-purpose digital  
signal processing,  
particularly in multimedia  
and telecommunication  
applications, such as video  
conferencing and cellular  
telephony.  
Y Data  
X Data  
Program  
RAM  
Host  
Interface  
Triple  
Timer  
ESSI  
SCI  
RAM  
2048 × 24  
bits  
RAM  
2048 × 24  
bits  
4096 × 24 bits  
(Default)  
(Default)  
(Default)  
Peripheral  
Expansion Area  
24  
14  
External  
Address  
Bus  
Address  
Generator  
Unit  
Six-Channel  
DMA Unit  
XAB  
PAB  
DAB  
Switch  
External  
Bus  
24-Bit  
DSP56300  
Core  
Interface  
and  
Boot-  
strap  
ROM  
I-Cache  
Control  
DDB  
YDB  
XDB  
PDB  
GDB  
24  
External  
Data  
Bus  
Internal  
Data  
Bus  
What’s New?  
Rev. 10 includes the following  
changes:  
Switch  
Removes all references to  
Motorola. No specifications or  
part numbers were changed.  
Power  
EXTAL  
XTAL  
Management  
Clock  
Data ALU  
Program  
Program  
Decode  
Program  
6
+
24 × 24 56 56-bit MAC  
Two 56-bit Accumulators  
56-bit Barrel Shifter  
JTAG  
Interrupt  
Address  
PLL  
2
Controller  
Controller  
Generator  
OnCE™  
MODD/IRQD  
MODC/IRQC  
MODB/IRQB  
MODA/IRQA  
RESET  
PINIT/NMI  
Figure 1. DSP56301 Block Diagram  
The DSP56301 is a member of the DSP56300 core family of programmable CMOS Digital Signal Processors  
(DSPs). This family uses a high-performance, single clock cycle per instruction engine. Significant architectural  
features of the DSP56300 core family include a barrel shifter, 24-bit addressing, instruction cache, and DMA. The  
DSP56301 offers 80/100 MIPS using an internal 80/100 MHz clock at 3.0–3.6 volts. The DSP56300 core family  
offers a rich instruction set and low power dissipation, as well as increasing levels of speed and power, enabling  
wireless, telecommunications, and multimedia products.  
© Freescale Semiconductor, Inc., 1996, 2006. All rights reserved.  

与DSP56301VL100相关器件

型号 品牌 获取价格 描述 数据表
DSP56301VL80 FREESCALE

获取价格

24-Bit Digital Signal Processor
DSP56302 MOTOROLA

获取价格

DSP56301 Digital Signal Processor
DSP56302EMUM ETC

获取价格

DSP56302EMUM Users Manual
DSP56302UM ETC

获取价格

DSP56302 User's Manual
DSP56303 MOTOROLA

获取价格

DSP56301 Digital Signal Processor
DSP56303 FREESCALE

获取价格

DSP56303 USER’S MANUAL
DSP56303_1 FREESCALE

获取价格

24-Bit Digital Signal Processor
DSP56303AG100 FREESCALE

获取价格

24-Bit Digital Signal Processor
DSP56303EVMCL ETC

获取价格

DSP56303EVM DSP56303EVM Kit Contents List
DSP56303EVMUM ETC

获取价格

DSP56303 EVM Users Manual