5秒后页面跳转
DS90CF581MTD/NOPB PDF预览

DS90CF581MTD/NOPB

更新时间: 2024-09-15 14:49:11
品牌 Logo 应用领域
德州仪器 - TI 驱动光电二极管接口集成电路驱动器
页数 文件大小 规格书
12页 216K
描述
IC LINE DRIVER, PDSO56, PLASTIC, TSSOP-56, Line Driver or Receiver

DS90CF581MTD/NOPB 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP56,.3,20针数:56
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.81
差分输出:YES驱动器位数:5
输入特性:STANDARD接口集成电路类型:LINE DRIVER
接口标准:EIA-644; TIA-644JESD-30 代码:R-PDSO-G56
JESD-609代码:e3长度:14 mm
湿度敏感等级:2功能数量:1
端子数量:56最高工作温度:70 °C
最低工作温度:-10 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP56,.3,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:5 V
认证状态:Not Qualified最大接收延迟:
座面最大高度:1.2 mm子类别:Line Driver or Receivers
最大压摆率:48 mA标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:6.1 mmBase Number Matches:1

DS90CF581MTD/NOPB 数据手册

 浏览型号DS90CF581MTD/NOPB的Datasheet PDF文件第2页浏览型号DS90CF581MTD/NOPB的Datasheet PDF文件第3页浏览型号DS90CF581MTD/NOPB的Datasheet PDF文件第4页浏览型号DS90CF581MTD/NOPB的Datasheet PDF文件第5页浏览型号DS90CF581MTD/NOPB的Datasheet PDF文件第6页浏览型号DS90CF581MTD/NOPB的Datasheet PDF文件第7页 
April 1996  
DS90CF581/DS90CF582  
LVDS 24-Bit Color Flat Panel Display (FPD) Link  
General Description  
Features  
Y
Up to 140 Megabyte/sec Bandwidth  
The DS90CF581 transmitter converts 28 bits of CMOS/TTL  
data into four LVDS (Low Voltage Differential Signaling)  
data streams. A phase-locked transmit clock is transmitted  
in parallel with the data streams over a fifth LVDS link. Every  
cycle of the transmit clock 28 bits of input data are sampled  
and transmitted. The DS90CF582 receiver converts the  
LVDS data streams back into 28 bits of CMOS/TTL data. At  
a transmit clock frequency of 40 MHz, 24 bits of RGB data  
Y
Narrow bus reduces cable size  
Y
345 mV swing LVDS devices for low EMI  
Y
Low power CMOS design  
Y
Power-down mode  
Y
PLL requires no external components  
Y
Low profile 56-lead TSSOP package  
Y
Falling edge data strobe  
and  
4
FPFRAME, DRDY, CNTL) are transmitted at  
bits of LCD timing and control data (FPLINE,  
rate of  
Y
Compatible with TIA/EIA-644 LVDS standard  
a
280 Mbps per LVDS data channel. Using a 40 MHz clock,  
the data throughput is 140 Megabytes per second. The  
chipset is an ideal means to solve EMI and cable size prob-  
lems associated with wide, high speed TTL interfaces.  
Block Diagrams  
DS90CF581  
DS90CF582  
TL/F/12486–1  
Order Number DS90CF581MTD  
See NS Package Number MTD56  
Order Number DS90CF582MTD  
See NS Package Number MTD56  
Application  
TL/F/12486–2  
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
C
1996 National Semiconductor Corporation  
TL/F/12486  
RRD-B30M66/Printed in U. S. A.  

与DS90CF581MTD/NOPB相关器件

型号 品牌 获取价格 描述 数据表
DS90CF582 NSC

获取价格

LVDS 24-Bit Color Flat Panel Display (FPD) Link
DS90CF582MTD NSC

获取价格

LVDS 24-Bit Color Flat Panel Display (FPD) Link
DS90CF583 NSC

获取价格

LVDS 24-Bit Color Flat Panel Display (FPD) Li
DS90CF583MTD NSC

获取价格

LVDS 24-Bit Color Flat Panel Display (FPD) Li
DS90CF584 ETC

获取价格

DS90CF584MTD NSC

获取价格

LVDS 24-Bit Color Flat Panel Display (FPD) Li
DS90CF584MTD ROCHESTER

获取价格

5 LINE RECEIVER, PDSO56, PLASTIC, TSSOP-56
DS90CF584MTD/NOPB ROCHESTER

获取价格

5 LINE RECEIVER, PDSO56, PLASTIC, TSSOP-56
DS90CP02 TI

获取价格

DS90CP02 1.5 Gbps 2x2 LVDS Crosspoint Switch
DS90CP02SP/NOPB TI

获取价格

1.5Gbps 2x2 LVDS 交叉点开关 | NJD | 28 | -40 to 85