5秒后页面跳转
DS90C032WGLQMLV PDF预览

DS90C032WGLQMLV

更新时间: 2024-09-25 06:54:43
品牌 Logo 应用领域
美国国家半导体 - NSC 线路驱动器或接收器驱动程序和接口接口集成电路
页数 文件大小 规格书
10页 264K
描述
LVDS Quad CMOS Differential Line Receiver

DS90C032WGLQMLV 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:SOP, SOP16,.4Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.25Is Samacsys:N
差分输出:NO输入特性:DIFFERENTIAL SCHMITT TRIGGER
接口集成电路类型:LINE RECEIVER接口标准:IEEE P1596.3
JESD-30 代码:R-GDSO-G16JESD-609代码:e0
湿度敏感等级:1功能数量:4
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C最大输出低电流:0.002 A
封装主体材料:CERAMIC, GLASS-SEALED封装代码:SOP
封装等效代码:SOP16,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:5 V认证状态:Not Qualified
最大接收延迟:8 ns接收器位数:4
筛选级别:MIL-PRF-38535 Class V座面最大高度:2.33 mm
子类别:Line Driver or Receivers最大压摆率:11 mA
最大供电电压:5.5 V最小供电电压:4.5 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40总剂量:50k Rad(Si) V
宽度:6.35 mmBase Number Matches:1

DS90C032WGLQMLV 数据手册

 浏览型号DS90C032WGLQMLV的Datasheet PDF文件第2页浏览型号DS90C032WGLQMLV的Datasheet PDF文件第3页浏览型号DS90C032WGLQMLV的Datasheet PDF文件第4页浏览型号DS90C032WGLQMLV的Datasheet PDF文件第5页浏览型号DS90C032WGLQMLV的Datasheet PDF文件第6页浏览型号DS90C032WGLQMLV的Datasheet PDF文件第7页 
MICROCIRCUIT DATA SHEET  
Original Creation Date: 04/14/00  
Last Update Date: 08/15/03  
Last Major Revision Date:  
MNDS90C032-X-RH REV 1B1  
LVDS Quad CMOS Differential Line Receiver: ALSO  
AVAILABLE GUARANTEED TO 50K RAD(Si) TESTED TO  
MIL-STD-883, METHOD 1019.5  
General Description  
The DS90C032 is a quad differential line receiver designed for applications requiring low  
power dissipation and high data rates.  
The DS90C032 accepts low voltage differential input siginal and translates them to CMOS  
(TTL compatible) output levels. The receiver supports a TRI-STATE function that may be  
used to multiplex outputs.  
The DS90C032 and companion line driver (DS90C031) provide a new alternative to high power  
pseudo-ECL devices for high speed point to point interfaces.  
In addition, the DS90C032A provides power-off high impedance LVDS inputs. This feature  
assures minimal loading effect on the LVDS bus lines when VCC is not present.  
Industry Part Number  
NS Part Numbers  
DS90C032  
DS90C032E-QML  
DS90C032W-QML  
DS90C032W-QMLV  
DS90C032WG-QML  
DS90C032WG-QMLV  
DS90C032WGLQMLV  
DS90C032WLQMLV  
Prime Die  
DS90C032  
Controlling Document  
SEE FEATURES SECTION  
Processing  
Subgrp Description  
Temp (oC)  
MIL-STD-883, Method 5004  
1
Static tests at  
+25  
2
Static tests at  
+125  
-55  
3
Static tests at  
4
Dynamic tests at  
Dynamic tests at  
Dynamic tests at  
Functional tests at  
Functional tests at  
Functional tests at  
Switching tests at  
Switching tests at  
Switching tests at  
+25  
Quality Conformance Inspection  
5
+125  
-55  
6
MIL-STD-883, Method 5005  
7
+25  
8A  
8B  
9
+125  
-55  
+25  
10  
11  
+125  
-55  
1

与DS90C032WGLQMLV相关器件

型号 品牌 获取价格 描述 数据表
DS90C032WG-QML NSC

获取价格

LVDS Quad CMOS Differential Line Receiver
DS90C032WG-QMLV NSC

获取价格

LVDS Quad CMOS Differential Line Receiver
DS90C032WLQMLV NSC

获取价格

LVDS Quad CMOS Differential Line Receiver
DS90C032WLQMLV TI

获取价格

DS90C032QML LVDS Quad CMOS Differential Line Receiver
DS90C032W-QML NSC

获取价格

LVDS Quad CMOS Differential Line Receiver
DS90C032W-QMLV NSC

获取价格

LVDS Quad CMOS Differential Line Receiver
DS90C032W-QMLV TI

获取价格

DS90C032QML LVDS Quad CMOS Differential Line Receiver
DS90C124 NSC

获取价格

5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS90C124 NIEC

获取价格

5-35MHZ DC-Balanced 24-bit LVDS Serializer an
DS90C124 TI

获取价格

5MHz 至 35MHz 直流平衡 24 位 FPD-Link II 解串器