5秒后页面跳转
DS90C032WLQMLV PDF预览

DS90C032WLQMLV

更新时间: 2024-09-25 03:16:43
品牌 Logo 应用领域
美国国家半导体 - NSC 线路驱动器或接收器驱动程序和接口接口集成电路
页数 文件大小 规格书
12页 352K
描述
LVDS Quad CMOS Differential Line Receiver

DS90C032WLQMLV 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:QFF, FL16,.3Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.33差分输出:NO
输入特性:DIFFERENTIAL SCHMITT TRIGGER接口集成电路类型:LINE RECEIVER
接口标准:IEEE P1596.3JESD-30 代码:R-GDFP-F16
JESD-609代码:e0长度:9.6645 mm
湿度敏感等级:1功能数量:4
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C最大输出低电流:0.002 A
封装主体材料:CERAMIC, GLASS-SEALED封装代码:QFF
封装等效代码:FL16,.3封装形状:RECTANGULAR
封装形式:FLATPACK峰值回流温度(摄氏度):260
电源:5 V认证状态:Not Qualified
最大接收延迟:8 ns接收器位数:4
筛选级别:MIL-PRF-38535 Class V座面最大高度:2.032 mm
子类别:Line Driver or Receivers最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:FLAT端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
总剂量:50k Rad(Si) V宽度:6.604 mm
Base Number Matches:1

DS90C032WLQMLV 数据手册

 浏览型号DS90C032WLQMLV的Datasheet PDF文件第2页浏览型号DS90C032WLQMLV的Datasheet PDF文件第3页浏览型号DS90C032WLQMLV的Datasheet PDF文件第4页浏览型号DS90C032WLQMLV的Datasheet PDF文件第5页浏览型号DS90C032WLQMLV的Datasheet PDF文件第6页浏览型号DS90C032WLQMLV的Datasheet PDF文件第7页 
May 2007  
DS90C032  
LVDS Quad CMOS Differential Line Receiver  
General Description  
Features  
TheDS90C032 is a quad CMOS differential line receiver de-  
signed for applications requiring ultra low power dissipation  
and high data rates. The device is designed to support data  
rates in excess of 155.5 Mbps (77.7 MHz) utilizing Low Volt-  
age Differential Signaling (LVDS) technology.  
>155.5 Mbps (77.7 MHz) switching rates  
Accepts small swing (350 mV) differential signal levels  
Ultra low power dissipation  
600 ps maximum differential skew (5V, 25°C)  
6.0 ns maximum propagation delay  
TheDS90C032 accepts low voltage (350 mV) differential in-  
put signals and translates them to CMOS (TTL compatible)  
output levels. The receiver supports a TRI-STATE® function  
that may be used to multiplex outputs. The receiver also sup-  
ports OPEN, shorted and terminated (100Ω) input Failsafe  
with the addition of external failsafe biasing. Receiver output  
will be HIGH for both Failsafe conditions.  
Industrial operating temperature range  
Military operating temperature range option  
Available in surface mount packaging (SOIC) and (LCC)  
Pin compatible with DS26C32A, MB570 (PECL) and  
41LF (PECL)  
Supports OPEN input fail-safe  
TheDS90C032 and companion line driver (DS90C031) pro-  
vide a new alternative to high power psuedo-ECL devices for  
high speed point-to-point interface applications.  
Supports short and terminated input fail-safe with the  
addition of external failsafe biasing  
Compatible with IEEE 1596.3 SCI LVDS standard  
Conforms to ANSI/TIA/EIA-644 LVDS standard  
Available to Standard Microcircuit Drawing (SMD)  
5962-95834  
Connection Diagrams  
Dual-In-Line  
LCC Package  
1194501  
Order Number  
DS90C032TM  
See NS Package Number M16A  
1194520  
Order Number  
DS90C032E-QML  
See NS Package Number E20A  
For complete Military Specifications,  
refer to appropriate SMD or MDS.  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 2007 National Semiconductor Corporation  
11945  
www.national.com  

与DS90C032WLQMLV相关器件

型号 品牌 获取价格 描述 数据表
DS90C032W-QML NSC

获取价格

LVDS Quad CMOS Differential Line Receiver
DS90C032W-QMLV NSC

获取价格

LVDS Quad CMOS Differential Line Receiver
DS90C032W-QMLV TI

获取价格

DS90C032QML LVDS Quad CMOS Differential Line Receiver
DS90C124 NSC

获取价格

5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS90C124 NIEC

获取价格

5-35MHZ DC-Balanced 24-bit LVDS Serializer an
DS90C124 TI

获取价格

5MHz 至 35MHz 直流平衡 24 位 FPD-Link II 解串器
DS90C124_08 NSC

获取价格

5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS90C124IVS NSC

获取价格

5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS90C124IVS/NOPB TI

获取价格

5MHz 至 35MHz 直流平衡 24 位 FPD-Link II 解串器 | PFB
DS90C124IVSX NSC

获取价格

5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer