Datasheet > 驱动程序和接口 > 线路驱动器或接收器> DS25BR120

DS25BR120

更新时间： 2024-11-09 12:27:35

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
16页	845K
描述
DS25BR120 3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

DS25BR120 数据手册

DS25BR120

www.ti.com

SNLS256E –MARCH 2007–REVISED APRIL 2013

DS25BR120 3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis

Check for Samples: DS25BR120

FEATURES

DESCRIPTION

The DS25BR120 is a single channel 3.125 Gbps

LVDS buffer optimized for high-speed signal

transmission over lossy FR-4 printed circuit board

backplanes and balanced metallic cables. Fully

differential signal paths ensure exceptional signal

integrity and noise immunity.

•

DC - 3.125 Gbps Low Jitter, High Noise

Immunity, Low Power Operation

Four Levels of Transmit Pre-Emphasis Drive

Lossy Backplanes and Cables

On-Chip 100Ω Input and Output Termination

Minimizes Insertion and Return Losses,

Reduces Component Count, and Minimizes

Board Space

The DS25BR120 features four levels of pre-emphasis

(PE) for use as an optimized driver device. Other

LVDS devices with similar IO characteristics include

the following products. The DS25BR110 features four

levels of equalization for use as an optimized receiver

device, while the DS25BR100 features both pre-

emphasis and equalization for use as an optimized

repeater device. The DS25BR150 is a buffer/repeater

with the lowest power consumption and does not

•

7 kV ESD on LVDS I/O pins Protects Adjoining

Components

Small 3 mm x 3 mm 8-WSON Space Saving

Package

APPLICATIONS

feature

transmit

pre-emphasis

nor

receive

equalization.

•

Clock and Data Buffering

Metallic Cable Driving

FR-4 Driving

Wide input common mode range allows the receiver

to accept signals with LVDS, CML and LVPECL

levels; the output levels are LVDS. A very small

package footprint requires minimal space on the

board while the flow-through pinout allows easy board

layout. The differential inputs and outputs are

internally terminated with a 100Ω resistor to lower

device input and output return losses, reduce

component count and further minimize board space.

Typical Application

CML

LVDS

BR120

ASIC / FPGA

LVPECL

ASIC / FPGA

LVDS

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...16

中文翻译

下载PDF

DS25BR120 替代型号

型号	品牌	替代类型	描述	数据表
DS25BR100	TI	功能相似	具有发送预加重和接收均衡功能的 3.125Gbps LVDS 缓冲器
DS25BR110	TI	功能相似	具有接收均衡功能的 3.125Gbps LVDS 缓冲器
DS25BR150	TI	功能相似	3.125Gbps LVDS 缓冲器

与DS25BR120相关器件

型号	品牌	获取价格	描述	数据表
DS25BR120_0711	NSC	获取价格	3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis
DS25BR120TSD	NSC	获取价格	3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis and Receive Equalization
DS25BR120TSD/NOPB	TI	获取价格	DS25BR120 3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis
DS25BR120TSDX	TI	获取价格	IC,REPEATER INTERFACE,LLCC,8PIN,PLASTIC
DS25BR120TSDX/NOPB	TI	获取价格	DS25BR120 3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis
DS25BR150	NSC	获取价格	3.125 Gbps LVDS Buffer
DS25BR150	TI	获取价格	3.125Gbps LVDS 缓冲器
DS25BR150_0711	NSC	获取价格	3.125 Gbps LVDS Buffer
DS25BR150TSD	NSC	获取价格	3.125 Gbps LVDS Buffer
DS25BR150TSD/NOPB	TI	获取价格	3.125Gbps LVDS 缓冲器 \| NGQ \| 8 \| -40 to 85

与DS25BR120相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

22
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

21
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

47
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

39

产品中心

服务支持

精选活动

关于我们

帮助中心

DS25BR120

DS25BR120 数据手册

DS25BR120 替代型号

与DS25BR120相关器件

与DS25BR120相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

DS25BR120

DS25BR120 数据手册

DS25BR120 替代型号

与DS25BR120相关器件

与DS25BR120相关文章

您还可以找

您在本页遇到什么问题？