5秒后页面跳转
DM74LS502WM PDF预览

DM74LS502WM

更新时间: 2024-11-27 23:00:43
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
6页 135K
描述
8-Bit Successive Approximation Register

DM74LS502WM 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:SOP, SOP16,.4Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.92
其他特性:SUCCESSIVE APPROXIMATION REGISTER计数方向:RIGHT
系列:LSJESD-30 代码:R-PDSO-G16
JESD-609代码:e0长度:10.3 mm
负载电容(CL):15 pF逻辑集成电路类型:SERIAL IN PARALLEL OUT
最大频率@ Nom-Sup:15000000 Hz位数:8
功能数量:1端子数量:16
最高工作温度:70 °C最低工作温度:
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):65 mA传播延迟(tpd):35 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:Shift Registers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:7.5 mm
最小 fmax:15 MHz

DM74LS502WM 数据手册

 浏览型号DM74LS502WM的Datasheet PDF文件第2页浏览型号DM74LS502WM的Datasheet PDF文件第3页浏览型号DM74LS502WM的Datasheet PDF文件第4页浏览型号DM74LS502WM的Datasheet PDF文件第5页浏览型号DM74LS502WM的Datasheet PDF文件第6页 
April 1992  
DM54LS502/DM74LS502  
8-Bit Successive Approximation Register  
General Description  
The LS502 is an 8-bit register with the interstage logic nec-  
essary to perform serial-to-parallel conversion and provide  
an active LOW Conversion Complete (CC) signal coincident  
with storage of the eighth bit. An active LOW Start (S) input  
performs synchronous initialization which forces Q7 LOW  
and all other outputs HIGH. Subsequent clocks shift this Q7  
LOW signal downstream which simultaneously backfills the  
register such that the first serial data (D input) bit is stored in  
Q7, the second bit in Q6, the third in Q5, etc. The serial  
input data is also synchronized by an auxiliary flip-flop and  
Designed primarily for use in the successive approximation  
technique for analog-to-digital conversion, the LS502 can  
also be used as a serial-to-parallel converter ring counter  
and as the storage and control element in recursive digital  
routines.  
Features  
Y
Low power Schottky version of 2502  
Y
Storage and control for successive approximation A to  
D conversion  
brought out on Q  
.
D
Y
Performs serial-to-parallel conversion  
Connection Diagram  
Logic Symbol  
Dual-In-Line Package  
TL/F/10189–2  
e
e
V
CC  
GND  
Pin 16  
Pin 8  
TL/F/10189–1  
Order Number DM54LS502J, DM54LS502W,  
DM74LS502WM or DM74LS502N  
See NS Package Number J16A, M16B, N16E or W16A  
Pin  
Description  
Names  
D
Serial Data Input  
Start Input (Active LOW)  
S
CP  
Clock Pulse Input (Active Rising Edge)  
Synchronized Serial Data Output  
Q
D
CC  
Conversion Complete Output (Active LOW)  
Parallel Register Outputs  
Q0Q7  
Q7  
Complement of Q7 Output  
C
1995 National Semiconductor Corporation  
TL/F/10189  
RRD-B30M105/Printed in U. S. A.  

与DM74LS502WM相关器件

型号 品牌 获取价格 描述 数据表
DM74LS502WMX TI

获取价格

LS SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, PLASTIC
DM74LS503 FAIRCHILD

获取价格

8-Bit Successive Approximation Register (with Expansion Control)
DM74LS503N FAIRCHILD

获取价格

8-Bit Successive Approximation Register (with Expansion Control)
DM74LS503WM ETC

获取价格

Successive-Approximation Register
DM74LS51 FAIRCHILD

获取价格

Dual 2-Wide 2-Input, 2-Wide 3-Input AND-OR-INVERT Gate
DM74LS51 NSC

获取价格

DUAL 2-WIDE 2-INPUT, 2-WIDE 3-INPUT AND-OR-INVERT GATES
DM74LS51J ETC

获取价格

2/2-input and 3/3-input AND-NOR Gate
DM74LS51J/A+ TI

获取价格

IC,LOGIC GATE,2/2-INPUT AND-NOR,LS-TTL,DIP,14PIN,CERAMIC
DM74LS51M NSC

获取价格

DUAL 2-WIDE 2-INPUT, 2-WIDE 3-INPUT AND-OR-INVERT GATES
DM74LS51M FAIRCHILD

获取价格

Dual 2-Wide 2-Input, 2-Wide 3-Input AND-OR-INVERT Gate