5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> DM74LS374SJ
DM74LS374SJ PDF预览

DM74LS374SJ

更新时间： 2024-11-30 23:00:43
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器锁存器
页数 文件大小 规格书
8页 91K
描述
3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

阅读下载

中文翻译

获取价格

DM74LS374SJ 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：SOIC包装说明：SOP, SOP20,.3
针数：20Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.27
系列：LSJESD-30 代码：R-PDSO-G20
JESD-609代码：e0长度：12.6 mm
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.024 A
位数：8功能数量：1
端口数量：2端子数量：20
最高工作温度：70 °C最低工作温度：
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP20,.3封装形状：RECTANGULAR
封装形式：SMALL OUTLINE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：5 V最大电源电流（ICC）：45 mA
Prop。Delay @ Nom-Sup：28 ns传播延迟（tpd）：38 ns
认证状态：Not Qualified座面最大高度：2.1 mm
子类别：FF/Latches最大供电电压 (Vsup)：5.25 V
最小供电电压 (Vsup)：4.75 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：TTL
温度等级：COMMERCIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：5.3 mm

DM74LS374SJ 数据手册

 浏览型号DM74LS374SJ的Datasheet PDF文件第2页浏览型号DM74LS374SJ的Datasheet PDF文件第3页浏览型号DM74LS374SJ的Datasheet PDF文件第4页浏览型号DM74LS374SJ的Datasheet PDF文件第5页浏览型号DM74LS374SJ的Datasheet PDF文件第6页浏览型号DM74LS374SJ的Datasheet PDF文件第7页 
April 1986  
Revised March 2000  
DM74LS373 • DM74LS374  
3-STATE Octal D-Type Transparent Latches  
and Edge-Triggered Flip-Flops  
General Description  
Features  
■ Choice of 8 latches or 8 D-type flip-flops in a single  
These 8-bit registers feature totem-pole 3-STATE outputs  
designed specifically for driving highly-capacitive or rela-  
tively low-impedance loads. The high-impedance state and  
increased high-logic level drive provide these registers with  
the capability of being connected directly to and driving the  
bus lines in a bus-organized system without need for inter-  
face or pull-up components. They are particularly attractive  
for implementing buffer registers, I/O ports, bidirectional  
bus drivers, and working registers.  
package  
■ 3-STATE bus-driving outputs  
■ Full parallel-access for loading  
■ Buffered control inputs  
■ P-N-P inputs reduce D-C loading on data lines  
The eight latches of the DM74LS373 are transparent D-  
type latches meaning that while the enable (G) is HIGH the  
Q outputs will follow the data (D) inputs. When the enable  
is taken LOW the output will be latched at the level of the  
data that was set up.  
The eight flip-flops of the DM74LS374 are edge-triggered  
D-type flip flops. On the positive transition of the clock, the  
Q outputs will be set to the logic states that were set up at  
the D inputs.  
A buffered output control input can be used to place the  
eight outputs in either a normal logic state (HIGH or LOW  
logic levels) or a high-impedance state. In the high-imped-  
ance state the outputs neither load nor drive the bus lines  
significantly.  
The output control does not affect the internal operation of  
the latches or flip-flops. That is, the old data can be  
retained or new data can be entered even while the outputs  
are OFF.  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74LS373WM  
DM74LS373SJ  
DM74LS373N  
DM74LS374WM  
DM74LS374SJ  
IDM29901NC  
M20B  
M20D  
N20A  
M20B  
M20D  
N20A  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
© 2000 Fairchild Semiconductor Corporation  
DS006431  
www.fairchildsemi.com  
12345678

中文翻译

下载PDF

与DM74LS374SJ相关器件

型号 品牌 获取价格 描述 数据表
DM74LS374SJX ETC

获取价格

 		Octal D-Type Flip-Flop
DM74LS374WM NSC

获取价格

 		TRI-STATEE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
DM74LS374WM FAIRCHILD

获取价格

 		3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
DM74LS374WMX FAIRCHILD

获取价格

 		Bus Driver, LS Series, 1-Func, 8-Bit, True Output, TTL, PDSO20, 0.300 INCH, MS-013, SOIC-2
DM74LS375 NSC

获取价格

 		4-Bit Latch
DM74LS375M TI

获取价格

 		LS SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDSO16, PLASTIC, SOP-1
DM74LS375M ROCHESTER

获取价格

 		D Latch, LS Series, 2-Func, High Level Triggered, 2-Bit, Complementary Output, TTL, PDSO16
DM74LS375N ROCHESTER

获取价格

 		D Latch, LS Series, 2-Func, High Level Triggered, 2-Bit, Complementary Output, TTL, PDIP16
DM74LS375N TI

获取价格

 		LS SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDIP16, PLASTIC, DIP-1
DM74LS377 FAIRCHILD

获取价格

 		Octal D-Type Flip-Flop with Common Enable and Clock

与DM74LS374SJ相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证