5秒后页面跳转
DM74ALS373SJ PDF预览

DM74ALS373SJ

更新时间: 2024-02-01 17:49:16
品牌 Logo 应用领域
美国国家半导体 - NSC 锁存器逻辑集成电路光电二极管驱动
页数 文件大小 规格书
6页 126K
描述
Octal D-Type TRI-STATE Transparent Latch

DM74ALS373SJ 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP20,.4
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.31
系列:ALSJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:12.8 mm
逻辑集成电路类型:BUS DRIVER最大I(ol):0.024 A
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:5 V最大电源电流(ICC):27 mA
Prop。Delay @ Nom-Sup:16 ns传播延迟(tpd):16 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.5 mmBase Number Matches:1

DM74ALS373SJ 数据手册

 浏览型号DM74ALS373SJ的Datasheet PDF文件第2页浏览型号DM74ALS373SJ的Datasheet PDF文件第3页浏览型号DM74ALS373SJ的Datasheet PDF文件第4页浏览型号DM74ALS373SJ的Datasheet PDF文件第5页浏览型号DM74ALS373SJ的Datasheet PDF文件第6页 
March 1996  
DM74ALS373  
Octal D-Type TRI-STATE Transparent Latch  
É
General Description  
These 8-bit registers feature totem-pole TRI-STATE outputs  
designed specifically for driving highly-capacitive or relative-  
ly low-impedance loads. The high-impedance state and in-  
creased high-logic-level drive provide these registers with  
the capability of being connected directly to and driving the  
bus lines in a bus-organized system without need for inter-  
face or pull-up components. They are particularly attractive  
for implementing buffer registers, I/O ports, bidirectional  
bus drivers, and working registers.  
state the outputs neither load nor drive the bus lines signifi-  
cantly.  
The output control does not affect the internal operation of  
the latches. That is, the old data can be retained or new  
data can be entered even while the outputs are off.  
Features  
Y
Switching specifications at 50 pF  
Y
Switching specifications guaranteed over full tempera-  
range  
The eight latches of the ALS373 are transparent D-type  
latches. While the enable (G) is high the Q outputs will fol-  
low the data (D) inputs. When the enable is taken low the  
output will be latched at the level of the data that was set  
up.  
ture and V  
CC  
Y
Y
Y
Y
Advanced oxide-isolated, ion-implanted Schottky TTL  
process  
Functionally and pin for pin compatible with LS TTL  
counterpart  
A buffered output control input can be used to place the  
eight outputs in either a normal logic state (high or low logic  
levels) or a high-impedance state. In the high-impedance  
Improved AC performance over LS373 at approximately  
half the power  
TRI-STATE buffer-type outputs drive bus lines directly  
Connection Diagram  
Dual-In-Line Package  
TL/F/6220–1  
Order Number DM74ALS373WM, DM74ALS373N or DM74ALS373SJ  
See NS Package Number M20B, M20D or N20A  
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
C
1996 National Semiconductor Corporation  
TL/F/6220  
RRD-B30M36/Printed in U. S. A.  
http://www.national.com  

与DM74ALS373SJ相关器件

型号 品牌 获取价格 描述 数据表
DM74ALS373SJX FAIRCHILD

获取价格

8-Bit D-Type Latch
DM74ALS373SJX_NL FAIRCHILD

获取价格

D Latch, 1-Func, 8-Bit, TTL, PDSO20,
DM74ALS373WM NSC

获取价格

Octal D-Type TRI-STATE Transparent Latch
DM74ALS373WM FAIRCHILD

获取价格

Octal D-Type 3-STATE Transparent Latch
DM74ALS373WM/A+ ETC

获取价格

8-Bit D-Type Latch
DM74ALS373WM/B+ ETC

获取价格

8-Bit D-Type Latch
DM74ALS373WM_NL FAIRCHILD

获取价格

Bus Driver, ALS Series, 1-Func, 8-Bit, True Output, TTL, PDSO20, 0.300 INCH, LEAD FREE, MS
DM74ALS373WMX FAIRCHILD

获取价格

8-Bit D-Type Latch
DM74ALS373WMX_NL FAIRCHILD

获取价格

Bus Driver, ALS Series, 1-Func, 8-Bit, True Output, TTL, PDSO20, 0.300 INCH, MS-013, SOIC-
DM74ALS374 FAIRCHILD

获取价格

Octal 3-STATE D-Type Edge-Triggered Flip-Flop