5秒后页面跳转
DM74ALS373WMX_NL PDF预览

DM74ALS373WMX_NL

更新时间: 2024-11-25 20:07:59
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
7页 70K
描述
Bus Driver, ALS Series, 1-Func, 8-Bit, True Output, TTL, PDSO20, 0.300 INCH, MS-013, SOIC-20

DM74ALS373WMX_NL 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP20,.4
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.31
系列:ALSJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:12.8 mm
逻辑集成电路类型:BUS DRIVER最大I(ol):0.024 A
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:5 V最大电源电流(ICC):27 mA
Prop。Delay @ Nom-Sup:16 ns传播延迟(tpd):16 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.5 mmBase Number Matches:1

DM74ALS373WMX_NL 数据手册

 浏览型号DM74ALS373WMX_NL的Datasheet PDF文件第2页浏览型号DM74ALS373WMX_NL的Datasheet PDF文件第3页浏览型号DM74ALS373WMX_NL的Datasheet PDF文件第4页浏览型号DM74ALS373WMX_NL的Datasheet PDF文件第5页浏览型号DM74ALS373WMX_NL的Datasheet PDF文件第6页浏览型号DM74ALS373WMX_NL的Datasheet PDF文件第7页 
April 1984  
Revised February 2000  
DM74ALS373  
Octal D-Type 3-STATE Transparent Latch  
General Description  
Features  
These 8-bit registers feature totem-pole 3-STATE outputs  
designed specifically for driving highly-capacitive or rela-  
tively low-impedance loads. The high-impedance state and  
increased high-logic-level drive provide these registers with  
the capability of being connected directly to and driving the  
bus lines in a bus-organized system without need for inter-  
face or pull-up components. They are particularly attractive  
for implementing buffer registers, I/O ports, bidirectional  
bus drivers, and working registers.  
Switching specifications at 50 pF  
Switching specifications guaranteed over full tempera-  
ture and VCC range  
Advanced oxide-isolated, ion-implanted Schottky TTL  
process  
Functionally and pin for pin compatible with LS TTL  
counterpart  
Improved AC performance over DM74LS373 at approxi-  
mately half the power  
The eight latches of the DM74ALS373 are transparent D-  
type latches. While the enable (G) is HIGH the Q outputs  
will follow the data (D) inputs. When the enable is taken  
LOW the output will be latched at the level of the data that  
was set up.  
3-STATE buffer-type outputs drive bus lines directly  
A buffered output control input can be used to place the  
eight outputs in either a normal logic state (HIGH or LOW  
logic levels) or a high-impedance state. In the high-imped-  
ance state the outputs neither load nor drive the bus lines  
significantly.  
The output control does not affect the internal operation of  
the latches. That is, the old data can be retained or new  
data can be entered even while the outputs are OFF.  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74ALS373WM  
DM74ALS373SJ  
DM74ALS373N  
M20B  
M20D  
N20A  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
© 2000 Fairchild Semiconductor Corporation  
DS006220  
www.fairchildsemi.com  

与DM74ALS373WMX_NL相关器件

型号 品牌 获取价格 描述 数据表
DM74ALS374 FAIRCHILD

获取价格

Octal 3-STATE D-Type Edge-Triggered Flip-Flop
DM74ALS374A ETC

获取价格

DM74ALS374AN ETC

获取价格

Octal D-Type Flip-Flop
DM74ALS374ASJ ETC

获取价格

Octal D-Type Flip-Flop
DM74ALS374ASJX ETC

获取价格

Octal D-Type Flip-Flop
DM74ALS374AWM ETC

获取价格

Octal D-Type Flip-Flop
DM74ALS374AWMX ETC

获取价格

Octal D-Type Flip-Flop
DM74ALS374J NSC

获取价格

IC,FLIP-FLOP,OCTAL,D TYPE,ALS-TTL,DIP,20PIN,CERAMIC
DM74ALS374J/A+ ETC

获取价格

Octal D-Type Flip-Flop
DM74ALS374N FAIRCHILD

获取价格

Octal 3-STATE D-Type Edge-Triggered Flip-Flop