5秒后页面跳转
CYM1441 PDF预览

CYM1441

更新时间: 2024-09-16 22:09:23
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
6页 162K
描述
256K x 8 Static RAM Module

CYM1441 数据手册

 浏览型号CYM1441的Datasheet PDF文件第2页浏览型号CYM1441的Datasheet PDF文件第3页浏览型号CYM1441的Datasheet PDF文件第4页浏览型号CYM1441的Datasheet PDF文件第5页浏览型号CYM1441的Datasheet PDF文件第6页 
41  
CYM1441  
256K x 8 Static RAM Module  
Functional Description  
Features  
• High-density 2-megabit SRAM module  
• High-speed CMOS SRAMs  
— Access time of 20 ns  
• Low active power  
The CYM1441 is a very high performance 2-megabit static  
RAM module organized as 256K words by 8 bits. The module  
is constructed using eight 256K x 1 static RAMs in SOJ pack-  
ages mounted onto an epoxy laminate substrate with pins. Two  
chip selects (CSL and CSU) are used to independently enable  
the upper and lower 4 bits of the data word. Writing to the  
memory module is accomplished when the chip select (CS)  
and write enable (WE) inputs are both LOW. Data on the eight  
input pins (DI0 through DI7) is written into the memory location  
specified on the address pins (A0 through A17). Reading the  
device is accomplished by taking chip select (CS) LOW while  
write enable (WE) remains inactive or HIGH. Under these con-  
ditions, the contents of the memory location specified on the  
address pins will appear on the appropriate data output pins  
(DO0 through DO7). The data output pins remain in a high-  
impedance state unless the module is selected and write en-  
able (WE) is HIGH.Two pins (PD0 and PD1) are used to identify  
module memory density in applications where alternate ver-  
sions of the JEDEC-standard modules can be interchanged.  
— 5.3W (max.)  
• SMD technology  
• Separate data I/O  
• 60-pin ZIP package  
• TTL-compatible inputs and outputs  
• Low profile  
— Max. height of 0.5 in.  
• Small PCB footprint  
— 1.14 sq. in.  
Logic Block Diagram  
Pin Configuration  
ZIP  
TopView  
A - A  
0
17  
1
GND  
2
(OPEN)PD  
0
3
5
PD (GND)  
1
4
NC  
NC  
WE  
CS  
V
CC  
6
7
DI  
4
8
DI  
DO  
A
A
A
A
GND  
DI  
DO  
0
9
DO  
4
U
10  
12  
14  
16  
18  
20  
22  
24  
26  
28  
30  
0
11  
13  
15  
17  
19  
21  
23  
25  
27  
29  
NC  
0
A
1
2
A
3
4
256K x 1  
SRAM  
256K x 1  
SRAM  
256K x 1  
SRAM  
256K x 1  
SRAM  
A
5
6
A
7
DI  
5
1
1
DO  
5
V
CC  
WE  
A
A
DO - DO  
8
4
7
DI - DI  
4
9
7
NC  
CS  
L
CS  
L
31  
33  
35  
37  
39  
41  
43  
45  
47  
49  
51  
53  
55  
57  
59  
CS  
NC  
NC  
U
32  
34  
36  
38  
40  
42  
44  
46  
48  
50  
52  
54  
56  
58  
60  
NC  
NC  
V
CC  
256K x 1  
SRAM  
256K x 1  
SRAM  
256K x 1  
SRAM  
256K x 1  
SRAM  
DI  
6
DI  
2
DO  
GND  
6
DO  
2
A
10  
A
12  
A
14  
A
16  
A
11  
A
13  
A
15  
A
17  
DO - DO  
0
3
DI - DI  
0
3
NC  
DI  
DI  
7
3
DO  
7
DO  
3
V
CC  
NC  
NC  
GND  
NC  
NC  
Cypress Semiconductor Corporation  
Document #: 38-05271 Rev. **  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Revised March 15, 2002  

与CYM1441相关器件

型号 品牌 获取价格 描述 数据表
CYM1441PZ-20C CYPRESS

获取价格

256K x 8 Static RAM Module
CYM1441PZ-25C CYPRESS

获取价格

256K x 8 Static RAM Module
CYM1441PZ-35C CYPRESS

获取价格

256K x 8 Static RAM Module
CYM1441PZ-45C CYPRESS

获取价格

256K x 8 Static RAM Module
CYM1460PF-35C CYPRESS

获取价格

SRAM Module, 512KX8, 35ns, CMOS
CYM1460PF-45C CYPRESS

获取价格

SRAM Module, 512KX8, 45ns, CMOS
CYM1460PF-55C CYPRESS

获取价格

SRAM Module, 512KX8, 55ns, CMOS
CYM1460PF-70C ETC

获取价格

x8 SRAM Module
CYM1460PS-35C CYPRESS

获取价格

SRAM Module, 512KX8, 35ns, CMOS
CYM1460PS-45C CYPRESS

获取价格

SRAM Module, 512KX8, 45ns, CMOS