5秒后页面跳转
CY7C187-15PXC PDF预览

CY7C187-15PXC

更新时间: 2024-11-09 04:53:31
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
9页 260K
描述
64K x 1 Static RAM

CY7C187-15PXC 数据手册

 浏览型号CY7C187-15PXC的Datasheet PDF文件第2页浏览型号CY7C187-15PXC的Datasheet PDF文件第3页浏览型号CY7C187-15PXC的Datasheet PDF文件第4页浏览型号CY7C187-15PXC的Datasheet PDF文件第5页浏览型号CY7C187-15PXC的Datasheet PDF文件第6页浏览型号CY7C187-15PXC的Datasheet PDF文件第7页 
CY7C187  
64K x 1 Static RAM  
Features  
Functional Description  
• High speed  
The CY7C187 is a high-performance CMOS static RAM  
organized as 65,536 words x 1 bit. Easy memory expansion is  
provided by an active LOW Chip Enable (CE) and tri-state  
drivers. The CY7C187 has an automatic power-down feature,  
reducing the power consumption by 56% when deselected.  
— 15 ns  
• CMOS for optimum speed/power  
• Low active power  
Writing to the device is accomplished when the Chip Enable  
(CE) and Write Enable (WE) inputs are both LOW. Data on the  
input pin (DIN) is written into the memory location specified on  
the address pins (A0 through A15).  
— 495 mW  
• Low standby power  
— 110 mW  
• TTL compatible inputs and outputs  
• Automatic power-down when deselected  
Reading the device is accomplished by taking the Chip Enable  
(CE) LOW, while Write Enable (WE) remains HIGH. Under  
these conditions, the contents of the memory location  
specified on the address pin will appear on the data output  
(DOUT) pin.  
• Available in Pb-free and non Pb-free 22-pin (300-Mil)  
Molded DIP and 24-pin (300-Mil) Molded SOJ  
The output pin stays in high-impedance state when Chip  
Enable (CE) is HIGH or Write Enable (WE) is LOW.  
The CY7C187 utilizes a die coat to insure alpha immunity.  
Logic Block Diagram  
Pin Configurations  
SOJ  
Top View  
DIP  
Top View  
DI  
A
V
CC  
A
V
CC  
1
22  
0
0
1
24  
INPUT BUFFER  
A
1
A
A
A
A
A
A
A
2
3
21  
20  
19  
18  
17  
16  
15  
15  
1
15  
2
3
4
23  
22  
21  
20  
19  
18  
17  
A
2
14  
2
3
14  
A
3
A
12  
A
13  
A
12  
4
A
13  
A
12  
A
13  
A
A
A
4
5
5
6
7
8
9
10  
11  
12  
4
A
15  
14  
A
NC  
5
6
A
A
A
5
16K x 1  
ARRAY  
11  
A
NC  
A
11  
DO  
CE  
A
6
A
7
7
8
9
A
10  
9
0
A
6
A
10  
A
1
A
9
A
A
7
16  
15  
2
D
OUT  
14  
13  
12  
A
8
A
D
3
OUT  
WE  
A
8
D
IN  
10  
11  
WE  
D
IN  
14  
13  
CE  
GND  
GND  
CE  
POWER  
DOWN  
COLUMN DECODER  
C187–3  
C187–2  
WE  
C187–1  
Selection Guide  
-15  
15  
90  
20  
-25  
25  
70  
20  
-35  
Maximum Access Time (ns)  
35  
70  
20  
Maximum Operating Current (mA)  
Maximum CMOS Standby Current (mA)  
Cypress Semiconductor Corporation  
Document #: 38-05044 Rev. *A  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised July 24, 2006  
[+] Feedback  

CY7C187-15PXC 替代型号

型号 品牌 替代类型 描述 数据表
CY7C187-15PC CYPRESS

类似代替

64K x 1 Static RAM

与CY7C187-15PXC相关器件

型号 品牌 获取价格 描述 数据表
CY7C187-15VC CYPRESS

获取价格

64K x 1 Static RAM
CY7C187-15VCR CYPRESS

获取价格

Standard SRAM, 64KX1, 15ns, CMOS, PDSO24, 0.300 INCH, PLASTIC, SOJ-24
CY7C187-15VCT CYPRESS

获取价格

Standard SRAM, 64KX1, 15ns, CMOS, PDSO24, 0.300 INCH, PLASTIC, SOJ-24
CY7C187-20DC ETC

获取价格

x1 SRAM
CY7C187-20LC ETC

获取价格

x1 SRAM
CY7C187-20PC CYPRESS

获取价格

64K x 1 Static RAM
CY7C187-20VC CYPRESS

获取价格

64K x 1 Static RAM
CY7C187-20VCR CYPRESS

获取价格

Standard SRAM, 64KX1, 20ns, CMOS, PDSO24, 0.300 INCH, PLASTIC, SOJ-24
CY7C187-20VCT CYPRESS

获取价格

Standard SRAM, 64KX1, 20ns, CMOS, PDSO24, 0.300 INCH, PLASTIC, SOJ-24
CY7C187-25DC ETC

获取价格

x1 SRAM