5秒后页面跳转
CY7C187-35KMB PDF预览

CY7C187-35KMB

更新时间: 2024-11-09 13:07:11
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器光电二极管
页数 文件大小 规格书
10页 149K
描述
Standard SRAM, 64KX1, 35ns, CMOS, CDFP24

CY7C187-35KMB 技术参数

是否Rohs认证:不符合生命周期:Obsolete
Reach Compliance Code:unknown风险等级:5.92
Is Samacsys:N最长访问时间:35 ns
I/O 类型:SEPARATEJESD-30 代码:R-XDFP-F24
JESD-609代码:e0内存密度:65536 bit
内存集成电路类型:STANDARD SRAM内存宽度:1
端子数量:24字数:65536 words
字数代码:64000工作模式:ASYNCHRONOUS
最高工作温度:125 °C最低工作温度:-55 °C
组织:64KX1输出特性:3-STATE
封装主体材料:CERAMIC封装代码:DFP
封装等效代码:FL24,.4封装形状:RECTANGULAR
封装形式:FLATPACK并行/串行:PARALLEL
电源:5 V认证状态:Not Qualified
筛选级别:38535Q/M;38534H;883B最大待机电流:0.02 A
最小待机电流:4.5 V子类别:SRAMs
最大压摆率:0.07 mA标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:FLAT端子节距:1.27 mm
端子位置:DUALBase Number Matches:1

CY7C187-35KMB 数据手册

 浏览型号CY7C187-35KMB的Datasheet PDF文件第2页浏览型号CY7C187-35KMB的Datasheet PDF文件第3页浏览型号CY7C187-35KMB的Datasheet PDF文件第4页浏览型号CY7C187-35KMB的Datasheet PDF文件第5页浏览型号CY7C187-35KMB的Datasheet PDF文件第6页浏览型号CY7C187-35KMB的Datasheet PDF文件第7页 
87  
CY7C187  
64K x 1 Static RAM  
vided by an active LOW Chip Enable (CE) and three-state driv-  
ers. The CY7C187 has an automatic power-down feature,  
reducing the power consumption by 56% when deselected.  
Features  
• High speed  
— 15 ns  
Writing to the device is accomplished when the Chip Enable  
(CE) and Write Enable (WE) inputs are both LOW. Data on the  
input pin (DIN) is written into the memory location specified on  
the address pins (A0 through A15).  
• CMOS for optimum speed/power  
• Low active power  
— 495 mW  
Reading the device is accomplished by taking the Chip Enable  
(CE) LOW, while Write Enable (WE) remains HIGH. Under  
these conditions, the contents of the memory location speci-  
• Low standby power  
— 220 mW  
fied on the address pin will appear on the data output (DOUT  
pin.  
)
• TTL compatible inputs and outputs  
• Automatic power-down when deselected  
The output pin stays in high-impedance state when Chip En-  
able (CE) is HIGH or Write Enable (WE) is LOW.  
Functional Description  
The CY7C187 utilizes a die coat to insure alpha immunity.  
The CY7C187 is a high-performance CMOS static RAM orga-  
nized as 65,536 words x 1 bit. Easy memory expansion is pro-  
Logic Block Diagram  
Pin Configurations  
SOJ  
Top View  
DIP  
Top View  
DI  
A
V
CC  
1
22  
A
V
0
0
CC  
1
24  
A
1
A
A
2
3
4
21  
20  
19  
18  
17  
16  
15  
A
1
A
A
15  
15  
2
3
4
23  
22  
21  
20  
19  
18  
17  
INPUT BUFFER  
A
A
2
14  
2
14  
A
3
A
A
A
3
A
A
13  
13  
A
4
5
6
A
12  
4
12  
5
6
7
8
9
10  
11  
12  
A
12  
A
5
A
11  
A
10  
A
9
A
NC  
5
NC  
A
A
13  
7
8
9
10  
11  
A
11  
6
A
7
A
6
A
15  
A
A
A
10  
14  
D
14  
13  
12  
A
9
OUT  
A
256 x 256  
ARRAY  
A
7
16  
15  
A
8
DO  
CE  
D
D
IN  
WE  
OUT  
WE  
A
8
D
0
1
CE  
GND  
IN  
14  
13  
GND  
CE  
A
3
2
A
C1873  
C1872  
POWER  
DOWN  
COLUMN DECODER  
WE  
C1871  
Selection Guide[1]  
7C187-15  
15  
7C187-20  
20  
7C187-25  
25  
7C187-35  
35  
Maximum Access Time (ns)  
Maximum Operating Current (mA)  
90  
80  
70  
70  
Maximum Standby Current (mA)  
40/20  
40/20  
20/20  
20/20  
Note:  
1. For military specifications, see the CY7C187A datasheet.  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-05044 Rev. **  
Revised August 24, 2001  

与CY7C187-35KMB相关器件

型号 品牌 获取价格 描述 数据表
CY7C187-35LC ETC

获取价格

x1 SRAM
CY7C187-35PC CYPRESS

获取价格

64K x 1 Static RAM
CY7C187-35PXC CYPRESS

获取价格

Standard SRAM, 64KX1, 35ns, CMOS, PDIP22, 0.300 INCH, PLASTIC, LEAD FREE, DIP-22
CY7C187-35VC CYPRESS

获取价格

64K x 1 Static RAM
CY7C187-35VXC CYPRESS

获取价格

64K x 1 Static RAM
CY7C187-35VXCT CYPRESS

获取价格

暂无描述
CY7C187-45DC ETC

获取价格

x1 SRAM
CY7C187-45LC ETC

获取价格

x1 SRAM
CY7C187-45VC ETC

获取价格

x1 SRAM
CY7C187-45VCR CYPRESS

获取价格

Standard SRAM, 64KX1, 45ns, CMOS, PDSO24, PLASTIC, SOJ-24