Datasheet > CY7C1470BV33_13

CY7C1470BV33_13

更新时间： 2024-11-16 12:52:39

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
34页	1080K
描述
72-Mbit (2 M x 36/4 M Ã 18/1 M x 72) Pipelined SRAM with NoBLâ¢ Architecture

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1470BV33_13 数据手册

CY7C1470BV33

CY7C1472BV33

CY7C1474BV33

72-Mbit (2 M × 36/4 M × 18/1 M × 72)

Pipelined SRAM with NoBL™ Architecture

72-Mbit (2

M × 36/4 M × 18/1 M × 72) Pipelined SRAM with NoBL™ Architecture

Features

Functional Description

■ Pin-compatible and functionally equivalent to ZBT™

The CY7C1470BV33, CY7C1472BV33, and CY7C1474BV33

are 3.3 V, 2 M × 36/4 M × 18/1 M × 72 Synchronous pipelined

burst SRAMs with No Bus Latency™ (NoBL logic,

respectively. They are designed to support unlimited true

back-to-back read or write operations with no wait states. The

CY7C1470BV33, CY7C1472BV33, and CY7C1474BV33 are

equipped with the advanced (NoBL) logic required to enable

consecutive read or write operations with data being transferred

on every clock cycle. This feature dramatically improves the

throughput of data in systems that require frequent read or write

transitions. The CY7C1470BV33, CY7C1472BV33, and

CY7C1474BV33 are pin compatible and functionally equivalent

to ZBT devices.

■ Supports 250 MHz bus operations with zero wait states

❐ Available speed grades are 250, 200, and 167 MHz

■ Internally self timed output buffer control to eliminate the need

to use asynchronous OE

■ Fully registered (inputs and outputs) for pipelined operation

■ Byte Write capability

■ Single 3.3 V power supply

■ 3.3 V/2.5 V I/O power supply

■ Fast clock-to-output time

❐ 3.0 ns (for 250 MHz device)

All synchronous inputs pass through input registers controlled by

the rising edge of the clock. All data outputs pass through output

registers controlled by the rising edge of the clock. The clock

input is qualified by the Clock Enable (CEN) signal, which when

deasserted suspends operation and extends the previous clock

cycle.

■ Clock Enable (CEN) pin to suspend operation

■ Synchronous self timed writes

■ CY7C1470BV33,

CY7C1472BV33

available

Write operations are controlled by the Byte Write Selects

JEDEC-standard Pb-free 100-pin TQFP, Pb-free and

non-Pb-free 165-ball FBGA package. CY7C1474BV33

available in Pb-free and non-Pb-free 209-ball FBGA package

(BW_a–BW_d

for

CY7C1470BV33,

BW_a–BW_b

for

CY7C1472BV33, and BW_a–BW_hfor CY7C1474BV33) and a

Write Enable (WE) input. All writes are conducted with on-chip

synchronous self timed write circuitry.

■ IEEE 1149.1 JTAG Boundary Scan compatible

■ Burst capability – linear or interleaved burst order

■ “ZZ” Sleep Mode option and Stop Clock option

Three synchronous Chip Enables (CE₁, CE₂, CE₃) and an

asynchronous Output Enable (OE) provide for easy bank

selection and output tri-state control. To avoid bus contention,

the output drivers are synchronously tri-stated during the data

portion of a write sequence.

Selection Guide

Description

Maximum Access Time

250 MHz

3.0

200 MHz

3.0

167 MHz Unit

3.4

450

120

Maximum Operating Current

500

Maximum CMOS Standby Current

120

Cypress Semiconductor Corporation

Document Number: 001-15031 Rev. *K

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised May 24, 2013

12 3 4 5 6 7...34

中文翻译

下载PDF

与CY7C1470BV33_13相关器件

型号	品牌	获取价格	描述	数据表
CY7C1470BV33-167AXC	CYPRESS	获取价格	72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined S
CY7C1470BV33-167AXCT	CYPRESS	获取价格	ZBT SRAM, 2MX36, 3.4ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026, TQFP
CY7C1470BV33-167AXI	CYPRESS	获取价格	72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined S
CY7C1470BV33-167AXI	INFINEON	获取价格	Synchronous SRAM
CY7C1470BV33-167BZC	CYPRESS	获取价格	72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined S
CY7C1470BV33-167BZCT	CYPRESS	获取价格	暂无描述
CY7C1470BV33-167BZI	CYPRESS	获取价格	72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined S
CY7C1470BV33-167BZI	INFINEON	获取价格	Synchronous SRAM
CY7C1470BV33-167BZIT	CYPRESS	获取价格	ZBT SRAM, 2MX36, 3.4ns, CMOS, PBGA165, 15 X 17 MM, 1.40 MM HEIGHT, MO-216, FBGA-165
CY7C1470BV33-167BZIT	INFINEON	获取价格	Synchronous SRAM

与CY7C1470BV33_13相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

13
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

7
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

35
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

31

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1470BV33_13

CY7C1470BV33_13 数据手册

与CY7C1470BV33_13相关器件

与CY7C1470BV33_13相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1470BV33_13

CY7C1470BV33_13 数据手册

与CY7C1470BV33_13相关器件

与CY7C1470BV33_13相关文章

您还可以找

您在本页遇到什么问题？