CY7C138AV CY7C139AV CY7C144AV CY7C145AV CY7C006AV CY7C016AV CY7C007AV CY7C017AV 3.3
Asynchronous Dual-Port Static RAM
V 8 K / 16 K × 8
CY7C144AV
CY7C006AV
3.3 V 8 K / 16 K × 8
Asynchronous Dual-Port Static RAM
3.3
V 8 K / 16 K × 8 Dual-Port Static RAM
■ Automatic power-down
Features
■ Expandable data bus to 16 bits or more using Master/ Slave
chip select when using more than one device
■ True dual-ported memory cells which allow simultaneous
access of the same memory location
■ On-chip arbitration logic
■ 8 K / 16 K × 8 organizations (CY7C144AV/CY7C006AV)
■ Semaphores included to permit software handshaking
between ports
■ 0.35-micron complementary metal oxide semiconductor
(CMOS) for optimum speed/power
■ INT flag for port-to-port communication
■ Pin select for Master or Slave
■ High-speed access: 25 ns
■ Low operating power
■ Available in 64-pin thin quad flat pack (TQFP) (7C006AV and
7C144AV)
❐ Active: ICC = 115 mA (typical)
❐ Standby: ISB3 = 10 A (typical)
■ Pb-free packages available
■ Fully asynchronous operation
Logic Block Diagram
R/WL
R/WR
CER
CEL
OEL
OER
8
8
[1]
[1]
I/O0L–I/O7L
I/O0R–I/O7R
I/O
Control
I/O
Control
13–14
13–14
[2]
Address
Decode
Address
Decode
[2]
True Dual-Ported
RAM Array
A0L–A12–13L
A0R–A12–13R
13–14
13–14
[2]
[2]
A0L–A12–13L
A0R–A12–13R
CER
CEL
Interrupt
Semaphore
Arbitration
OEL
OER
R/WL
SEML
R/WR
SEMR
BUSYR[3]
INTR
BUSYL[3]
INTL
M/S
Notes
1. I/O –I/O for × 8 devices
0
7
2. A –A for 8K devices; A –A for 16K devices
0
12
0
13
3. BUSY is an output in master mode and an input in slave mode.
Cypress Semiconductor Corporation
Document Number: 38-06051 Rev. *H
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised August 1, 2012