CY7C145-15AC

更新时间： 2024-12-01 05:09:35

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
19页	391K
描述
8K x 8/9 Dual-Port Static RAM with Sem, Int, Busy

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C145-15AC 数据手册

1CY7C144

fax id: 5205

CY7C145

CY7C144

8K x 8/9 Dual-Port Static RAM

with Sem, Int, Busy

are included on the CY7C144/5 to handle situations when mul-

tiple processors access the same piece of data. Two ports are

provided permitting independent, asynchronous access for

reads and writes to any location in memory. The CY7C144/5

can be utilized as a standalone 64/72-Kbit dual-port static

RAM or multiple devices can be combined in order to function

as a 16/18-bit or wider master/slave dual-port static RAM. An

M/S pin is provided for implementing 16/18-bit or wider mem-

ory applications without the need for separate master and

slave devices or additional discrete logic. Application areas

include interprocessor/multiprocessor designs, communica-

tions status buffering, and dual-port video/graphics memory.

Features

• True Dual-Ported memory cells which allow

simultaneous reads of the same memory location

• 8K x 8 organization (CY7C144)

• 8K x 9 organization (CY7C145)

• 0.65-micron CMOS for optimum speed/power

• High-speed access: 15ns

• Low operating power: I = 160 mA (max.)

• Fully asynchronous operation

• Automatic power-down

• TTL compatible

• Master/Slave select pin allows bus width expansion to

16/18 bits or more

• Busy arbitration scheme provided

• Semaphores included to permit software handshaking

between ports

• INT flag for port-to-port communication

• Available in 68-pin PLCC, 64-pin and 80-pin TQFP

• Pin compatible and functionally equivalent to

IDT7005/IDT7015

Each port has independent control pins: chip enable (CE),

read or write enable (R/W), and output enable (OE). Two flags,

BUSYand INT, are provided on each port. BUSY signals that the port

is trying to access the same location currently being accessed by the

other port. The interrupt flag (INT) permits communication between

ports or systems by means of a mail box. The semaphores are used

to pass a flag, or token, from one port to the other to indicate that a

shared resource is in use. The semaphore logic is comprised of eight

shared latches. Only one side can control the latch (semaphore) at

any time. Control of a semaphore indicates that a shared resource is

in use. An automatic power-down feature is controlled independently

on each port by a chip enable (CE) pin or SEM pin.

Functional Description

The CY7C144 and CY7C145 are high-speed CMOS 8K x 8

and 8K x 9 dual-port static RAMs. Various arbitration schemes

Logic Block Diagram

R/W

(7C145) I/O

I/O (7C145)

I/O

CONTROL

I/O

CONTROL

I/O

[1, 2]

BUSY

12L

12R

MEMORY

ARRAY

ADDRESS

DECODER

ADDRESS

DECODER

INTERRUPT

SEMAPHORE

ARBITRATION

R/W

SEM

[2]

INT

C144-1

M/S

Notes:

1. BUSY is an output in master mode and an input in slave mode.

2. Interrupt: push-pull output and requires no pull-up resistor.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

November 1996

12 3 4 5 6 7...19

中文翻译

下载PDF

与CY7C145-15AC相关器件

型号	品牌	获取价格	描述	数据表
CY7C145-15ACT	CYPRESS	获取价格	暂无描述
CY7C145-15AXC	CYPRESS	获取价格	8K x 8/9 Dual-Port Static RAM with SEM, INT, BUSY
CY7C145-15AXCT	CYPRESS	获取价格	Multi-Port SRAM, 8KX9, 15ns, CMOS, PQFP80
CY7C145-15JC	CYPRESS	获取价格	8K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
CY7C145-15JCT	CYPRESS	获取价格	Dual-Port SRAM, 8KX9, 15ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C145-25AC	CYPRESS	获取价格	8K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
CY7C145-25AC	ROCHESTER	获取价格	8KX9 DUAL-PORT SRAM, 25ns, PQFP80, PLASTIC, LCC-80
CY7C145-25AI	CYPRESS	获取价格	8K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
CY7C145-25JC	CYPRESS	获取价格	8K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
CY7C145-25JCR	CYPRESS	获取价格	Dual-Port SRAM, 8KX9, 25ns, CMOS, PQCC68, PLASTIC, LCC-68

与CY7C145-15AC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

53
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

42
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

70
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

66

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C145-15AC

CY7C145-15AC 数据手册

与CY7C145-15AC相关器件

与CY7C145-15AC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C145-15AC

CY7C145-15AC 数据手册

与CY7C145-15AC相关器件

与CY7C145-15AC相关文章

您还可以找

您在本页遇到什么问题？