Datasheet > CY7C145-55AC

CY7C145-55AC

更新时间： 2024-02-20 14:41:24

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
19页	391K
描述
8K x 8/9 Dual-Port Static RAM with Sem, Int, Busy

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY7C145-55AC 技术参数

生命周期：	Obsolete	零件包装代码：	LCC
包装说明：	QCCJ,	针数：	68
Reach Compliance Code：	unknown	ECCN代码：	EAR99
HTS代码：	8542.32.00.41	风险等级：	5.78
最长访问时间：	55 ns	其他特性：	SEMAPHORE
JESD-30 代码：	S-PQCC-J68	长度：	24.2316 mm
内存密度：	73728 bit	内存集成电路类型：	DUAL-PORT SRAM
内存宽度：	9	功能数量：	1
端口数量：	2	端子数量：	68
字数：	8192 words	字数代码：	8000
工作模式：	ASYNCHRONOUS	最高工作温度：	85 °C
最低工作温度：	-40 °C	组织：	8KX9
输出特性：	3-STATE	可输出：	YES
封装主体材料：	PLASTIC/EPOXY	封装代码：	QCCJ
封装形状：	SQUARE	封装形式：	CHIP CARRIER
并行/串行：	PARALLEL	认证状态：	Not Qualified
座面最大高度：	5.08 mm	最大供电电压 (Vsup)：	5.5 V
最小供电电压 (Vsup)：	4.5 V	标称供电电压 (Vsup)：	5 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子形式：	J BEND
端子节距：	1.27 mm	端子位置：	QUAD
宽度：	24.2316 mm	Base Number Matches：	1

CY7C145-55AC 数据手册

1CY7C144

fax id: 5205

CY7C145

CY7C144

8K x 8/9 Dual-Port Static RAM

with Sem, Int, Busy

are included on the CY7C144/5 to handle situations when mul-

tiple processors access the same piece of data. Two ports are

provided permitting independent, asynchronous access for

reads and writes to any location in memory. The CY7C144/5

can be utilized as a standalone 64/72-Kbit dual-port static

RAM or multiple devices can be combined in order to function

as a 16/18-bit or wider master/slave dual-port static RAM. An

M/S pin is provided for implementing 16/18-bit or wider mem-

ory applications without the need for separate master and

slave devices or additional discrete logic. Application areas

include interprocessor/multiprocessor designs, communica-

tions status buffering, and dual-port video/graphics memory.

Features

• True Dual-Ported memory cells which allow

simultaneous reads of the same memory location

• 8K x 8 organization (CY7C144)

• 8K x 9 organization (CY7C145)

• 0.65-micron CMOS for optimum speed/power

• High-speed access: 15ns

• Low operating power: I = 160 mA (max.)

• Fully asynchronous operation

• Automatic power-down

• TTL compatible

• Master/Slave select pin allows bus width expansion to

16/18 bits or more

• Busy arbitration scheme provided

• Semaphores included to permit software handshaking

between ports

• INT flag for port-to-port communication

• Available in 68-pin PLCC, 64-pin and 80-pin TQFP

• Pin compatible and functionally equivalent to

IDT7005/IDT7015

Each port has independent control pins: chip enable (CE),

read or write enable (R/W), and output enable (OE). Two flags,

BUSYand INT, are provided on each port. BUSY signals that the port

is trying to access the same location currently being accessed by the

other port. The interrupt flag (INT) permits communication between

ports or systems by means of a mail box. The semaphores are used

to pass a flag, or token, from one port to the other to indicate that a

shared resource is in use. The semaphore logic is comprised of eight

shared latches. Only one side can control the latch (semaphore) at

any time. Control of a semaphore indicates that a shared resource is

in use. An automatic power-down feature is controlled independently

on each port by a chip enable (CE) pin or SEM pin.

Functional Description

The CY7C144 and CY7C145 are high-speed CMOS 8K x 8

and 8K x 9 dual-port static RAMs. Various arbitration schemes

Logic Block Diagram

R/W

(7C145) I/O

I/O (7C145)

I/O

CONTROL

I/O

CONTROL

I/O

[1, 2]

BUSY

12L

12R

MEMORY

ARRAY

ADDRESS

DECODER

ADDRESS

DECODER

INTERRUPT

SEMAPHORE

ARBITRATION

R/W

SEM

[2]

INT

C144-1

M/S

Notes:

1. BUSY is an output in master mode and an input in slave mode.

2. Interrupt: push-pull output and requires no pull-up resistor.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

November 1996

12 3 4 5 6 7...19

中文翻译

下载PDF

与CY7C145-55AC相关器件

型号	品牌	获取价格	描述	数据表
CY7C145-55AI	CYPRESS	获取价格	8K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
CY7C145-55JC	CYPRESS	获取价格	8K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
CY7C145-55JCR	CYPRESS	获取价格	Dual-Port SRAM, 8KX9, 55ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C145-55JI	CYPRESS	获取价格	8K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
CY7C145-55JIR	CYPRESS	获取价格	Dual-Port SRAM, 8KX9, 55ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C145AV	CYPRESS	获取价格	3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM
CY7C145AV-20JC	CYPRESS	获取价格	3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM
CY7C145AV-25JC	CYPRESS	获取价格	3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM
CY7C145V-25JI	CYPRESS	获取价格	Dual-Port SRAM, 8KX9, 25ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C145V-25JIR	CYPRESS	获取价格	Multi-Port SRAM, 8KX9, 25ns, CMOS, PQCC68, PLASTIC, LCC-68

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C145-55AC

CY7C145-55AC 技术参数

CY7C145-55AC 数据手册

与CY7C145-55AC相关器件

与CY7C145-55AC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C145-55AC

CY7C145-55AC 技术参数

CY7C145-55AC 数据手册

与CY7C145-55AC相关器件

与CY7C145-55AC相关文章

您还可以找

您在本页遇到什么问题？