5秒后页面跳转
CY7C1399BN-12VXI PDF预览

CY7C1399BN-12VXI

更新时间: 2024-11-07 14:56:47
品牌 Logo 应用领域
英飞凌 - INFINEON 静态存储器
页数 文件大小 规格书
16页 419K
描述
Asynchronous SRAM

CY7C1399BN-12VXI 数据手册

 浏览型号CY7C1399BN-12VXI的Datasheet PDF文件第2页浏览型号CY7C1399BN-12VXI的Datasheet PDF文件第3页浏览型号CY7C1399BN-12VXI的Datasheet PDF文件第4页浏览型号CY7C1399BN-12VXI的Datasheet PDF文件第5页浏览型号CY7C1399BN-12VXI的Datasheet PDF文件第6页浏览型号CY7C1399BN-12VXI的Datasheet PDF文件第7页 
CY7C1399BN  
256-Kbit (32 K × 8) Static RAM  
256-Kbit (32  
K × 8) Static RAM  
Features  
Functional Description  
Temperature Ranges  
The CY7C1399BN is a high-performance 3.3 V CMOS Static  
RAM organized as 32,768 words by 8 bits. Easy memory  
expansion is provided by an active LOW Chip Enable (CE) and  
active LOW Output Enable (OE) and tristate drivers. The device  
has an automatic power-down feature, reducing the power  
consumption by more than 95% when deselected.  
Industrial: –40 °C to 85 °C  
Commercial: 0 °C to 70 °C  
Automotive-A: –40 °C to 85 °C  
Single 3.3 V power supply  
An active LOW Write Enable signal (WE) controls the  
writing/reading operation of the memory. When CE and WE  
inputs are both LOW, data on the eight data input/output pins  
(I/O0 through I/O7) is written into the memory location addressed  
by the address present on the address pins (A0 through A14).  
Reading the device is accomplished by selecting the device and  
enabling the outputs, CE and OE active LOW, while WE remains  
inactive or HIGH. Under these conditions, the contents of the  
location addressed by the information on address pins is present  
on the eight data input/output pins.  
Ideal for low-voltage cache memory applications  
High speed: 12 ns  
Low active power  
180 mW (max)  
Low-power alpha immune 6T cell  
Available in pb-free and non pb-free plastic SOJ and TSOP- I  
packages  
The input/output pins remain in a high-impedance state unless  
the chip is selected, outputs are enabled, and Write Enable (WE)  
is HIGH. The CY7C1399BN is available in 28-pin standard  
300-mil-wide SOJ and TSOP Type I packages.  
For a complete list of related documentation, click here.  
Logic Block Diagram  
I/O  
0
I/O  
1
I/O  
2
I/O  
3
I/O  
4
I/O  
5
I/O  
6
INPUT BUFFER  
A
0
A
1
A
2
A
3
A
4
32K x 8  
ARRAY  
A
5
A
6
A
7
A
8
9
A
CE  
WE  
POWER  
DOWN  
COLUMN  
DECODER  
I/O  
7
OE  
Cypress Semiconductor Corporation  
Document Number: 001-06490 Rev. *I  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised January 4, 2018  

与CY7C1399BN-12VXI相关器件

型号 品牌 获取价格 描述 数据表
CY7C1399BN-12VXIT INFINEON

获取价格

Asynchronous SRAM
CY7C1399BN-12ZC CYPRESS

获取价格

256K (32K x 8) Static RAM
CY7C1399BN-12ZXC CYPRESS

获取价格

256K (32K x 8) Static RAM
CY7C1399BN-15VC CYPRESS

获取价格

256K (32K x 8) Static RAM
CY7C1399BN-15VI CYPRESS

获取价格

256K (32K x 8) Static RAM
CY7C1399BN-15VIT CYPRESS

获取价格

Standard SRAM, 32KX8, 15ns, CMOS, PDSO28, 0.300 INCH, PLASTIC, MO-088, SOJ-28
CY7C1399BN-15VXA CYPRESS

获取价格

256K (32K x 8) Static RAM
CY7C1399BN-15VXC CYPRESS

获取价格

256K (32K x 8) Static RAM
CY7C1399BN-15VXCT CYPRESS

获取价格

Standard SRAM, 32KX8, 15ns, CMOS, PDSO28, 0.300 INCH, LEAD FREE, PLASTIC, MO-088, SOJ-28
CY7C1399BN-15VXI CYPRESS

获取价格

256K (32K x 8) Static RAM