CY7C136-55NXIT

更新时间： 2024-11-16 12:59:15

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		存储内存集成电路静态存储器
页数	文件大小	规格书
15页	429K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C136-55NXIT 数据手册

CY7C132, CY7C136

CY7C136A, CY7C142, CY7C146

2K x 8 Dual-Port Static RAM

Features

Functional Description

■ True dual-ported memory cells that enable simultaneous reads

of the same memory location

The CY7C132, CY7C136, CY7C136A, CY7C142, and CY7C146

are high speed CMOS 2K x 8 dual-port static RAMs. Two ports

are provided to permit independent access to any location in

memory. The CY7C132, CY7C136, and CY7C136A can be used

as either a standalone 8-bit dual-port static RAM or as a

MASTER dual-port RAM, in conjunction with the

CY7C142/CY7C146 SLAVE dual-port device. They are used in

systems that require 16-bit or greater word widths. This is the

solution to applications that require shared or buffered data, such

as cache memory for DSP, bit-slice, or multiprocessor designs.

■ 2K x 8 organization

■ 0.65 micron CMOS for optimum speed and power

■ High speed access: 15 ns

■ Low operating power: I_CC= 110 mA (maximum)

■ Fully asynchronous operation

■ Automatic power down

Each port has independent control pins; chip enable (CE), write

enable (R/W), and output enable (OE). BUSY flags are provided

on each port. In addition, an interrupt flag (INT) is provided on

each port of the 52-pin PLCC version. BUSY signals that the port

is trying to access the same location currently being accessed

by the other port. On the PLCC version, INT is an interrupt flag

indicating that data is placed in an unique location (7FF for the

left port and 7FE for the right port).

■ MasterCY7C132/CY7C136/CY7C136A^[1]easilyexpandsdata

bus width to 16 or more bits using slave CY7C142/CY7C146

■ BUSY output flag on CY7C132/CY7C136/CY7C136A;

BUSY input on CY7C142/CY7C146

■ INT flag for port to port communication (52-Pin PLCC/PQFP

versions)

An automatic power down feature is controlled independently on

each port by the chip enable (CE) pins.

■ CY7C136, CY7C136A, and CY7C146 available in 52-pin

PLCC and 52-pin PQFP packages

■ Pb-free packages available

Logic Block Diagram

R/W

I/O

CONTROL

I/O

CONTROL

[2]

BUSY

10L

10R

MEMORY

ARRAY

ADDRESS

DECODER

ADDRESS

DECODER

ARBITRATION

LOGIC

(7C132/7C136 ONLY)

AND

INTERRUPTLOGIC

(7C136/7C146ONLY)

R/W

[3]

INT

Notes

1. CY7C136 and CY7C136A are functionally identical.

2. CY7C132/CY7C136/CY7C136A (Master): BUSY is open drain output and requires pull up resistor. CY7C142/CY7C146 (Slave): BUSY is input.

3. Open drain outputs; pull up resistor required.

Cypress Semiconductor Corporation

Document #: 38-06031 Rev. *G

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised November 24, 2010

[+] Feedback

12 3 4 5 6 7...15

中文翻译

下载PDF

与CY7C136-55NXIT相关器件

型号	品牌	获取价格	描述	数据表
CY7C1365B	CYPRESS	获取价格	9-Mb (265K x 32) Flow-Through Sync SRAM
CY7C1365B-117AC	CYPRESS	获取价格	9-Mb (265K x 32) Flow-Through Sync SRAM
CY7C1365B-117AJC	CYPRESS	获取价格	9-Mb (265K x 32) Flow-Through Sync SRAM
CY7C1365C	CYPRESS	获取价格	9-Mbit (256K x 32) Flow-Through Sync SRAM
CY7C1365C-100AJXC	CYPRESS	获取价格	9-Mbit (256K x 32) Flow-Through Sync SRAM
CY7C1365C-100AJXI	CYPRESS	获取价格	9-Mbit (256K x 32) Flow-Through Sync SRAM
CY7C1365C-100AXC	CYPRESS	获取价格	9-Mbit (256K x 32) Flow-Through Sync SRAM
CY7C1365C-100AXI	CYPRESS	获取价格	9-Mbit (256K x 32) Flow-Through Sync SRAM
CY7C1365C-133AJXC	CYPRESS	获取价格	9-Mbit (256K x 32) Flow-Through Sync SRAM
CY7C1365C-133AJXI	CYPRESS	获取价格	9-Mbit (256K x 32) Flow-Through Sync SRAM

与CY7C136-55NXIT相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

13
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

7
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

36
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

31

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C136-55NXIT

CY7C136-55NXIT 数据手册

与CY7C136-55NXIT相关器件

与CY7C136-55NXIT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C136-55NXIT

CY7C136-55NXIT 数据手册

与CY7C136-55NXIT相关器件

与CY7C136-55NXIT相关文章

您还可以找

您在本页遇到什么问题？