5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> CY7C1354B-225BGC
CY7C1354B-225BGC PDF预览

CY7C1354B-225BGC

更新时间： 2024-11-24 22:35:27
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器
页数 文件大小 规格书
29页 475K
描述
9-Mb (256K x 36/512K x 18) Pipelined SRAM with NoBL Architecture

阅读下载

中文翻译

获取价格

CY7C1354B-225BGC 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：BGA包装说明：14 X 22 MM, 2.40 MM HEIGHT, BGA-119
针数：119Reach Compliance Code：compliant
ECCN代码：3A991.B.2.AHTS代码：8542.32.00.41
风险等级：5.78最长访问时间：2.8 ns
其他特性：PIPELINED ARCHITECTURE最大时钟频率 (fCLK)：225 MHz
I/O 类型：COMMONJESD-30 代码：R-PBGA-B119
JESD-609代码：e0长度：22 mm
内存密度：9437184 bit内存集成电路类型：ZBT SRAM
内存宽度：36功能数量：1
端子数量：119字数：262144 words
字数代码：256000工作模式：SYNCHRONOUS
最高工作温度：70 °C最低工作温度：
组织：256KX36输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：BGA
封装等效代码：BGA119,7X17,50封装形状：RECTANGULAR
封装形式：GRID ARRAY并行/串行：PARALLEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：2.5/3.3,3.3 V
认证状态：Not Qualified座面最大高度：2.4 mm
最大待机电流：0.035 A最小待机电流：3.14 V
子类别：SRAMs最大压摆率：0.25 mA
最大供电电压 (Vsup)：3.63 V最小供电电压 (Vsup)：3.135 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：BALL
端子节距：1.27 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：14 mm
Base Number Matches：1

CY7C1354B-225BGC 数据手册

 浏览型号CY7C1354B-225BGC的Datasheet PDF文件第2页浏览型号CY7C1354B-225BGC的Datasheet PDF文件第3页浏览型号CY7C1354B-225BGC的Datasheet PDF文件第4页浏览型号CY7C1354B-225BGC的Datasheet PDF文件第5页浏览型号CY7C1354B-225BGC的Datasheet PDF文件第6页浏览型号CY7C1354B-225BGC的Datasheet PDF文件第7页 
CY7C1354B  
CY7C1356B  
9-Mb (256K x 36/512K x 18) Pipelined SRAM  
with NoBL™ Architecture  
Features  
Functional Description  
• Pin-compatible and functionally equivalent to ZBT  
• Supports 225-MHz bus operations with zero wait states  
— Available speed grades are 225, 200, and 166 MHz  
The CY7C1354B and CY7C1356B are 3.3V, 256K x 36 and  
512K x 18 Synchronous pipelined burst SRAMs with No Bus  
Latency™ (NoBL) logic, respectively. They are designed to  
support unlimited true back-to-back Read/Write operations  
with no wait states. The CY7C1354B and CY7C1356B are  
equipped with the advanced (NoBL) logic required to enable  
consecutive Read/Write operations with data being trans-  
ferred on every clock cycle. This feature dramatically improves  
the throughput of data in systems that require frequent  
Write/Read transitions. The CY7C1354B and CY7C1356B are  
pin compatible and functionally equivalent to ZBT devices.  
All synchronous inputs pass through input registers controlled  
by the rising edge of the clock. All data outputs pass through  
output registers controlled by the rising edge of the clock. The  
clock input is qualified by the Clock Enable (CEN) signal,  
which when deasserted suspends operation and extends the  
previous clock cycle.  
Write operations are controlled by the Byte Write Selects  
(BWa–BWd for CY7C1354B and BWa–BWb for CY7C1356B)  
and a Write Enable (WE) input. All writes are conducted with  
on-chip synchronous self-timed write circuitry.  
Three synchronous Chip Enables (CE1, CE2, CE3) and an  
asynchronous Output Enable (OE) provide for easy bank  
selection and output three-state control. In order to avoid bus  
contention, the output drivers are synchronously three-stated  
during the data portion of a write sequence.  
• Internally self-timed output buffer control to eliminate  
the need to use asynchronous OE  
• Fully registered (inputs and outputs) for pipelined op-  
eration  
• Byte Write capability  
• Separate VDDQ for 3.3V or 2.5V I/O  
• Single 3.3V power supply  
• Fast clock-to-output times  
— 2.8 ns (for 225-MHz device)  
— 3.2ns (for 200-MHz device)  
— 3.5 ns (for 166-MHz device)  
• Clock Enable (CEN) pin to suspend operation  
• Synchronous self-timed writes  
• Available in 100 TQFP, 119 BGA, and 165 fBGA packag-  
es  
• IEEE 1149.1 JTAG Boundary Scan  
• Burst capability–linear or interleaved burst order  
• “ZZ” Sleep Mode option and Stop Clock option  
Logic Block Diagram-CY7C1354B (256K x 36)  
ADDRESS  
REGISTER 0  
A0, A1, A  
A1  
A0  
A1'  
A0'  
D1  
D0  
Q1  
Q0  
BURST  
LOGIC  
MODE  
C
ADV/LD  
C
CLK  
CEN  
WRITE ADDRESS  
REGISTER 1  
WRITE ADDRESS  
REGISTER 2  
O
O
S
U
D
A
T
U
T
P
T
P
E
N
S
U
T
U
T
ADV/LD  
A
E
WRITE REGISTRY  
AND DATA COHERENCY  
CONTROL LOGIC  
R
E
G
I
MEMORY  
ARRAY  
B
U
F
S
T
E
E
R
I
DQs  
DQP  
DQP  
DQP  
DQP  
WRITE  
DRIVERS  
BW  
BW  
a
a
b
c
d
A
M
P
b
BW  
BW  
c
S
T
E
R
S
F
d
E
R
S
S
WE  
E
E
N
G
INPUT  
REGISTER 1  
INPUT  
REGISTER 0  
E
E
OE  
READ LOGIC  
CE1  
CE2  
CE3  
SLEEP  
CONTROL  
ZZ  
Cypress Semiconductor Corporation  
•
3901 North First Street  
•
San Jose, CA 95134  
•
408-943-2600  
Document #: 38-05114 Rev. *C  
Revised June 16, 2004  
1234567...29

中文翻译

下载PDF

与CY7C1354B-225BGC相关器件

型号 品牌 获取价格 描述 数据表
CY7C1354B-225BGI CYPRESS

获取价格

 		9-Mb (256K x 36/512K x 18) Pipelined SRAM with NoBL Architecture
CY7C1354B-225BZC CYPRESS

获取价格

 		9-Mb (256K x 36/512K x 18) Pipelined SRAM with NoBL Architecture
CY7C1354B-225BZI CYPRESS

获取价格

 		9-Mb (256K x 36/512K x 18) Pipelined SRAM with NoBL Architecture
CY7C1354B-250BGC CYPRESS

获取价格

 		ZBT SRAM, 256KX36, 2.6ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, BGA-119
CY7C1354B-250BZC CYPRESS

获取价格

 		ZBT SRAM, 256KX36, 2.6ns, CMOS, PBGA165, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165
CY7C1354BV25 CYPRESS

获取价格

 		256K x 36/512K x 18 Pipelined SRAM with NoBL⑩
CY7C1354BV25-166 CYPRESS

获取价格

 		256K x 36/512K x 18 Pipelined SRAM with NoBL⑩
CY7C1354BV25-166AC ROCHESTER

获取价格

 		ZBT SRAM, 256KX36, 3.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1354BV25-166BGC ROCHESTER

获取价格

 		256KX36 ZBT SRAM, 3.5ns, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, BGA-119
CY7C1354BV25-166BGI CYPRESS

获取价格

 		暂无描述

与CY7C1354B-225BGC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证