5秒后页面跳转
CY7C1353G_07 PDF预览

CY7C1353G_07

更新时间: 2024-11-26 05:19:15
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器
页数 文件大小 规格书
13页 577K
描述
4-Mbit (256K x 18) Flow-through SRAM with NoBL⑩ Architecture

CY7C1353G_07 数据手册

 浏览型号CY7C1353G_07的Datasheet PDF文件第2页浏览型号CY7C1353G_07的Datasheet PDF文件第3页浏览型号CY7C1353G_07的Datasheet PDF文件第4页浏览型号CY7C1353G_07的Datasheet PDF文件第5页浏览型号CY7C1353G_07的Datasheet PDF文件第6页浏览型号CY7C1353G_07的Datasheet PDF文件第7页 
CY7C1353G  
4-Mbit (256K x 18) Flow-through SRAM  
with NoBL™ Architecture  
Functional Description[1]  
Features  
• Supports up to 133-MHz bus operations with zero wait  
states  
The CY7C1353G is a 3.3V, 256K x 18 Synchronous  
Flow-through Burst SRAM designed specifically to support  
unlimited true back-to-back Read/Write operations without the  
insertion of wait states. The CY7C1353G is equipped with the  
advanced No Bus Latency™ (NoBL™) logic required to  
enable consecutive Read/Write operations with data being  
transferred on every clock cycle. This feature dramatically  
improves the throughput of data through the SRAM, especially  
in systems that require frequent Write-Read transitions.  
— Data is transferred on every clock  
• PincompatibleandfunctionallyequivalenttoZBTdevices  
• Internally self timed output buffer control to eliminate the  
need to use OE  
• Registered inputs for flow-through operation  
• Byte Write capability  
All synchronous inputs pass through input registers controlled  
by the rising edge of the clock. The clock input is qualified by  
the Clock Enable (CEN) signal, which when deasserted  
suspends operation and extends the previous clock cycle.  
Maximum access delay from the clock rise is 6.5 ns (133-MHz  
device).  
• 256K x 18 common IO architecture  
• 2.5V/3.3V IO power supply (VDDQ  
• Fast clock-to-output times  
)
— 6.5 ns (for 133-MHz device)  
Write operations are controlled by the two Byte Write Select  
(BW[A:B]) and a Write Enable (WE) input. All writes are  
conducted with on-chip synchronous self timed write circuitry.  
• Clock Enable (CEN) pin to suspend operation  
• Synchronous self timed writes  
• Asynchronous Output Enable  
Three synchronous Chip Enables (CE1, CE2, CE3) and an  
asynchronous Output Enable (OE) provide for easy bank  
selection and output tri-state control. To avoid bus contention,  
the output drivers are synchronously tri-stated during the data  
portion of a write sequence.  
• Available in Pb-free 100-Pin TQFP package  
• Burst Capability — linear or interleaved burst order  
• Low standby power  
Logic Block Diagram  
ADDRESS  
REGISTER  
A0, A1, A  
A1  
A0  
A1'  
A0'  
D1  
D0  
Q1  
Q0  
MODE  
BURST  
LOGIC  
CE  
ADV/LD  
CLK  
CEN  
C
C
WRITE ADDRESS  
REGISTER  
O
U
T
P
U
T
D
A
T
S
E
N
S
ADV/LD  
A
B
U
F
MEMORY  
ARRAY  
BW  
A
WRITE  
DRIVERS  
E
WRITE REGISTRY  
AND DATA COHERENCY  
CONTROL LOGIC  
S
T
E
E
R
I
DQs  
DQP  
DQP  
BW  
B
A
B
A
M
P
F
E
R
S
S
WE  
E
N
G
INPUT  
REGISTER  
E
OE  
READ LOGIC  
CE  
CE  
CE  
1
2
3
SLEEP  
CONTROL  
ZZ  
Note:  
1.For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.  
Cypress Semiconductor Corporation  
Document #: 38-05515 Rev. *E  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised July 09, 2007  

与CY7C1353G_07相关器件

型号 品牌 获取价格 描述 数据表
CY7C1353G_12 CYPRESS

获取价格

4-Mbit (256 K × 18) Flow-Through SRAM with N
CY7C1353G_13 CYPRESS

获取价格

4-Mbit (256 K x 18) Flow-Through SRAM with No
CY7C1353G-100AXC CYPRESS

获取价格

4-Mbit (256K x 18) Flow-through SRAM with NoB
CY7C1353G-100AXCT CYPRESS

获取价格

ZBT SRAM, 256KX18, 8ns, CMOS, PQFP100,
CY7C1353G-100AXI CYPRESS

获取价格

4-Mbit (256K x 18) Flow-through SRAM with NoB
CY7C1353G-117AXC CYPRESS

获取价格

4-Mbit (256K x 18) Flow-through SRAM with NoB
CY7C1353G-117AXI CYPRESS

获取价格

4-Mbit (256K x 18) Flow-through SRAM with NoB
CY7C1353G-133AXC CYPRESS

获取价格

4-Mbit (256K x 18) Flow-through SRAM with NoB
CY7C1353G-133AXCT CYPRESS

获取价格

ZBT SRAM, 256KX18, 6.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, T
CY7C1353G-133AXI CYPRESS

获取价格

4-Mbit (256K x 18) Flow-through SRAM with NoB