5秒后页面跳转
CY7C131E-55NXC PDF预览

CY7C131E-55NXC

更新时间: 2024-11-20 12:21:15
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
19页 347K
描述
1 K / 2 K × 8 Dual-port Static RAM

CY7C131E-55NXC 数据手册

 浏览型号CY7C131E-55NXC的Datasheet PDF文件第2页浏览型号CY7C131E-55NXC的Datasheet PDF文件第3页浏览型号CY7C131E-55NXC的Datasheet PDF文件第4页浏览型号CY7C131E-55NXC的Datasheet PDF文件第5页浏览型号CY7C131E-55NXC的Datasheet PDF文件第6页浏览型号CY7C131E-55NXC的Datasheet PDF文件第7页 
CY7C131E, CY7C131AE  
CY7C136E, CY7C136AE  
1 K / 2 K × 8 Dual-port Static RAM  
1
K / 2 K × 8 Dual-port Static RAM  
Features  
Functional Description  
True dual-ported memory cells, which allow simultaneous  
reads of the same memory location  
CY7C131E / CY7C131AE / CY7C136E / CY7C136AE are  
high-speed, low-power CMOS 1 K / 2 K × 8 dual-port static  
RAMs. Two ports are provided permitting independent access to  
any location in memory. The CY7C131E / CY7C131AE /  
CY7C136E / CY7C136AE can be used as a standalone dual-port  
static RAM. It is the solution to applications requiring shared or  
buffered data, such as cache memory for DSP, bit-slice, or multi-  
processor designs.  
1 K / 2 K × 8 organization  
0.35 micron complementary metal oxide semiconductor  
(CMOS) for optimum speed and power  
High speed access: 15 ns  
Low operating power: ICC = 110 mA (typical),  
Each port has independent control pins; chip enable (CE), write  
enable (R/W), and output enable (OE). Two flags are provided  
on each port, BUSY and INT. The BUSY flag signals that the port  
is trying to access the same location, which is currently being  
accessed by the other port. The INT is an interrupt flag indicating  
that data is placed in a unique location[1]. The BUSY and INT  
flags are push pull outputs. An automatic power-down feature is  
controlled independently on each port by the chip enable (CE)  
pins.  
Standby: ISB3 = 0.05 mA (typical)  
Fully asynchronous operation  
Automatic power-down  
BUSY output flag to indicate access to the same location by  
both ports  
INT flag for port-to-port communication  
Available in 52-pin plastic leaded chip carrier (PLCC), 52-pin  
plastic quad flat package (PQFP)  
The CY7C131E / CY7C131AE / CY7C136E / CY7C136AE are  
available in 52-pin Pb-free PLCC and 52-pin Pb-free PQFP.  
Pb-free packages available  
Logic Block Diagram  
R/  
W
L
L
R/  
W
R
CE  
OE  
CE  
R
OE  
L
R
I/O  
I/O  
I/O  
I/O  
7L  
7R  
I/O  
CONTROL  
I/O  
CONTROL  
0R  
0L  
[2]  
[2]  
[4]  
BUSY  
BUSY  
R
L
A
A
A
9/10L  
0L  
9/10R  
0R  
MEMORY  
ARRAY  
ADDR  
DECODER  
ADDR  
DECODER  
[4]  
A
7C131E/7C131AE/  
7C136E/7C136AE  
ARBITRATION LOGIC  
CE  
L
CE  
R
OE  
L
OE  
R
INTERRUPT LOGIC  
R/  
W
L
R/W  
R
[3]  
L
[3]  
INT  
INT  
R
Notes  
1. Unique location used by interrupt flag: 1 K × 8: Left port reads from 3FE, Right port reads from 3FF; 2 K × 8: Left port reads from 7FE, Right port reads from 7FF.  
2. BUSY is a push-pull output. No pull-up resistor required.  
3. INT: push-pull output. No pull-up resistor required.  
4. 1 K × 8: A0–A9, 2 K × 8: A0–A10, address lines are for both left and right ports.  
Cypress Semiconductor Corporation  
Document Number: 001-64231 Rev. *D  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised June 15, 2012  

CY7C131E-55NXC 替代型号

型号 品牌 替代类型 描述 数据表
CY7C131E-55NXI CYPRESS

类似代替

1 K / 2 K × 8 Dual-port Static RAM
CY7C131E-25NXC CYPRESS

类似代替

1 K / 2 K × 8 Dual-port Static RAM
CY7C131-55NXI CYPRESS

类似代替

1 K × 8 Dual-Port Static RAM

与CY7C131E-55NXC相关器件

型号 品牌 获取价格 描述 数据表
CY7C131E-55NXI CYPRESS

获取价格

1 K / 2 K × 8 Dual-port Static RAM
CY7C132 CYPRESS

获取价格

2K x 8 Dual-Port Static RAM
CY7C132*BV18 CYPRESS

获取价格

RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
CY7C132*BV25 CYPRESS

获取价格

RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
CY7C132_05 CYPRESS

获取价格

2K x 8 Dual-Port Static RAM
CY7C132_09 CYPRESS

获取价格

2K x 8 Dual-Port Static RAM
CY7C132_11 CYPRESS

获取价格

2K x 8 Dual-Port Static RAM High speed access: 15 ns
CY7C132_12 CYPRESS

获取价格

2K x 8 Dual-Port Static RAM
CY7C13201KV18 CYPRESS

获取价格

18-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C13201KV18-300BZXC CYPRESS

获取价格

18-Mbit DDR II SRAM 2-Word Burst Architecture