Datasheet > CY7C13201KV18-300BZXC

CY7C13201KV18-300BZXC

更新时间： 2024-11-25 01:14:27

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		双倍数据速率静态存储器
页数	文件大小	规格书
23页	1138K
描述
18-Mbit DDR II SRAM 2-Word Burst Architecture

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C13201KV18-300BZXC 数据手册

浏览型号CY7C13201KV18-300BZXC的Datasheet PDF文件第2页

浏览型号CY7C13201KV18-300BZXC的Datasheet PDF文件第3页

浏览型号CY7C13201KV18-300BZXC的Datasheet PDF文件第4页

浏览型号CY7C13201KV18-300BZXC的Datasheet PDF文件第5页

浏览型号CY7C13201KV18-300BZXC的Datasheet PDF文件第6页

CY7C13201KV18

18-Mbit DDR II SRAM 2-Word

Burst Architecture

Features

Functional Description

■ 18 Mbit Density (512K x 36)

The CY7C13201KV18 is 1.8V Synchronous Pipelined SRAM

equipped with DDR II architecture. The DDR II consists of an

SRAM core with advanced synchronous peripheral circuitry and

a 1-bit burst counter. Addresses for read and write are latched

on alternate rising edges of the input (K) clock. Write data is

registered on the rising edges of both K and K. Read data is

driven on the rising edges of C and C if provided, or on the rising

edge of K and K if C/C are not provided. The burst counter takes

in the least significant bit of the external address and bursts two

two 36-bit words sequentially into or out of the device.

■ 333 MHz Clock for High Bandwidth

■ 2-Word Burst to Reduce Address Bus Frequency

■ Double Data Rate (DDR) Interfaces

(data transferred at 666 MHz) at 333 MHz

■ Two Input Clocks (K and K) for Precise DDR Timing

❐ SRAM uses rising edges only

■ Two Input Clocks for Output Data (C and C) to minimize Clock

Skew and Flight Time Mismatches

Asynchronous inputs include an output impedance matching

input (ZQ). Synchronous data outputs (Q, sharing the same

physical pins as the data inputs D) are tightly matched to the two

output echo clocks CQ/CQ, eliminating the need for separately

capturing data from each individual DDR SRAM in the system

design. Output data clocks (C/C) enable maximum system

clocking and data synchronization flexibility.

■ Echo Clocks (CQ and CQ) simplify Data Capture in High Speed

Systems

■ Synchronous Internally Self Timed Writes

■ DDR II Operates with 1.5 Cycle Read Latency when DOFF is

All synchronous inputs pass through input registers controlled by

the K or K input clocks. All data outputs pass through output

registers controlled by the C or C (or K or K in a single clock

domain) input clocks. Writes are conducted with on-chip

synchronous self-timed write circuitry.

Asserted HIGH

■ Operates Similar to DDR I Device with 1 Cycle Read Latency

when DOFF is Asserted LOW

■ 1.8V Core Power Supply with HSTL Inputs and Outputs

■ Variable Drive HSTL Output Buffers

This device is down bonded from the 65 nm 72M QDRII device

and has the same I_{DD SB1}values and JTAG ID code as the

equivalent 72M device option. For details refer to the application

note AN53189, 65 nm Technology Interim QDRII/DDRII SRAM

Device Family Description.

■ Expanded HSTL Output Voltage (1.4V–V_DD

❐ Supports both 1.5V and 1.8V I/O supply

)

■ Available in 165-Ball FBGA Package (13 x 15 x 1.4 mm)

■ Offered in both Pb-free and Non Pb-free Packages

■ JTAG 1149.1 Compatible Test Access Port

■ Phase Locked Loop (PLL) for Accurate Data Placement

Configuration

CY7C13201KV18 – 512K x 36

Table 1. Selection Guide

Description

333 MHz

333

300 MHz

300

250 MHz

250

200 MHz

200

167 MHz

167

Unit

MHz

Maximum Operating Frequency

Maximum Operating Current

640

600

530

450

400

Cypress Semiconductor Corporation

Document Number: 001-54142 Rev. *B

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised September 11, 2009

[+] Feedback

12 3 4 5 6 7...23

中文翻译

下载PDF

与CY7C13201KV18-300BZXC相关器件

型号	品牌	获取价格	描述	数据表
CY7C13201KV18-333BZXC	CYPRESS	获取价格	18-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C1320AV18	CYPRESS	获取价格	18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1320AV18-167BZC	CYPRESS	获取价格	18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1320AV18-200BZC	CYPRESS	获取价格	18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1320AV18-250BZC	CYPRESS	获取价格	18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1320BV18	CYPRESS	获取价格	18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1320BV18-167BZC	CYPRESS	获取价格	18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1320BV18-167BZI	CYPRESS	获取价格	18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1320BV18-167BZXC	CYPRESS	获取价格	18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1320BV18-167BZXI	CYPRESS	获取价格	18-Mbit DDR-II SRAM 2-Word Burst Architecture

与CY7C13201KV18-300BZXC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

38
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

30
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

58
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

54

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C13201KV18-300BZXC

CY7C13201KV18-300BZXC 数据手册

与CY7C13201KV18-300BZXC相关器件

与CY7C13201KV18-300BZXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C13201KV18-300BZXC

CY7C13201KV18-300BZXC 数据手册

与CY7C13201KV18-300BZXC相关器件

与CY7C13201KV18-300BZXC相关文章

您还可以找

您在本页遇到什么问题？