CY7C1268XV18
CY7C1270XV18
Contents
Pin Configurations ...........................................................4
Pin Definitions ..................................................................5
Functional Overview ........................................................6
Read Operations .........................................................6
Write Operations .........................................................6
Byte Write Operations .................................................6
DDR Operation ............................................................7
Depth Expansion .........................................................7
Programmable Impedance ..........................................7
Echo Clocks ................................................................7
Valid Data Indicator (QVLD) ........................................7
PLL ..............................................................................7
Application Example ........................................................7
Truth Table ........................................................................8
Write Cycle Descriptions .................................................8
Write Cycle Descriptions .................................................9
IEEE 1149.1 Serial Boundary Scan (JTAG) ..................10
Disabling the JTAG Feature ......................................10
Test Access Port .......................................................10
Performing a TAP Reset ...........................................10
TAP Registers ...........................................................10
TAP Instruction Set ...................................................10
TAP Controller State Diagram .......................................12
TAP Controller Block Diagram ......................................13
TAP Electrical Characteristics ......................................13
TAP AC Switching Characteristics ...............................14
TAP Timing and Test Conditions ..................................15
Identification Register Definitions ................................16
Scan Register Sizes .......................................................16
Instruction Codes ...........................................................16
Boundary Scan Order ....................................................17
Power Up Sequence in DDR II+ Xtreme SRAM ............18
Power Up Sequence .................................................18
PLL Constraints .........................................................18
Maximum Ratings ...........................................................19
Operating Range .............................................................19
Neutron Soft Error Immunity .........................................19
Electrical Characteristics ...............................................19
DC Electrical Characteristics .....................................19
AC Electrical Characteristics .....................................20
Capacitance ....................................................................20
Thermal Resistance ........................................................20
AC Test Loads and Waveforms .....................................21
Switching Characteristics ..............................................22
Switching Waveforms ....................................................23
Read/Write/Deselect Sequence ................................23
Ordering Information ......................................................24
Ordering Code Definitions .........................................24
Package Diagram ............................................................25
Acronyms ........................................................................26
Document Conventions .................................................26
Units of Measure .......................................................26
Document History Page .................................................27
Sales, Solutions, and Legal Information ......................28
Worldwide Sales and Design Support .......................28
Products ....................................................................28
PSoC® Solutions ......................................................28
Cypress Developer Community .................................28
Technical Support .....................................................28
Document Number: 001-70329 Rev. *F
Page 3 of 28
5秒后页面跳转
压敏电阻器在直流电路中的过压保护应用探讨
电感耐压值及其与电感大小的关系
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
DS1307资料解析：特性、引脚说明、替代推荐
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
