5秒后页面跳转
CY7C1265XV18-633BZXC PDF预览

CY7C1265XV18-633BZXC

更新时间: 2024-04-09 18:58:35
品牌 Logo 应用领域
英飞凌 - INFINEON 静态存储器
页数 文件大小 规格书
31页 1390K
描述
Synchronous SRAM

CY7C1265XV18-633BZXC 数据手册

 浏览型号CY7C1265XV18-633BZXC的Datasheet PDF文件第1页浏览型号CY7C1265XV18-633BZXC的Datasheet PDF文件第2页浏览型号CY7C1265XV18-633BZXC的Datasheet PDF文件第3页浏览型号CY7C1265XV18-633BZXC的Datasheet PDF文件第5页浏览型号CY7C1265XV18-633BZXC的Datasheet PDF文件第6页浏览型号CY7C1265XV18-633BZXC的Datasheet PDF文件第7页 
CY7C1263XV18  
CY7C1265XV18  
Contents  
Pin Configurations ...........................................................4  
Pin Definitions ..................................................................5  
Functional Overview ........................................................6  
Read Operations .........................................................6  
Write Operations .........................................................6  
Byte Write Operations .................................................7  
Concurrent Transactions .............................................7  
Depth Expansion .........................................................7  
Programmable Impedance ..........................................7  
Echo Clocks ................................................................7  
Valid Data Indicator (QVLD) ........................................7  
PLL ..............................................................................7  
Application Example ........................................................8  
Truth Table ........................................................................9  
Write Cycle Descriptions ...............................................10  
Write Cycle Descriptions ...............................................11  
IEEE 1149.1 Serial Boundary Scan (JTAG) ..................12  
Disabling the JTAG Feature ......................................12  
Test Access Port .......................................................12  
Performing a TAP Reset ...........................................12  
TAP Registers ...........................................................12  
TAP Instruction Set ...................................................12  
TAP Controller State Diagram .......................................14  
TAP Controller Block Diagram ......................................15  
TAP Electrical Characteristics ......................................15  
TAP AC Switching Characteristics ...............................16  
TAP Timing and Test Conditions ..................................17  
Identification Register Definitions ................................18  
Scan Register Sizes .......................................................18  
Instruction Codes ...........................................................18  
Boundary Scan Order ....................................................19  
Power Up Sequence in QDR II+ Xtreme SRAM ............20  
Power Up Sequence .................................................20  
PLL Constraints .........................................................20  
Maximum Ratings ...........................................................21  
Neutron Soft Error Immunity .........................................21  
Operating Range .............................................................21  
Electrical Characteristics ...............................................21  
DC Electrical Characteristics .....................................21  
AC Electrical Characteristics .....................................22  
Capacitance ....................................................................22  
Thermal Resistance ........................................................22  
AC Test Loads and Waveforms .....................................23  
Switching Characteristics ..............................................24  
Switching Waveforms ....................................................25  
Read/Write/Deselect Sequence ................................25  
Ordering Information ......................................................26  
Ordering Code Definitions .........................................26  
Package Diagram ............................................................27  
Acronyms ........................................................................28  
Document Conventions .................................................28  
Units of Measures .....................................................28  
Document History Page .................................................29  
Sales, Solutions, and Legal Information ......................30  
Worldwide Sales and Design Support .......................30  
Products ....................................................................30  
PSoC® Solutions ......................................................30  
Cypress Developer Community .................................30  
Technical Support .....................................................30  
Document Number: 001-70328 Rev. *F  
Page 3 of 30  

与CY7C1265XV18-633BZXC相关器件

型号 品牌 获取价格 描述 数据表
CY7C1266KV18 CYPRESS

获取价格

36-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1266V18 CYPRESS

获取价格

36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1266V18-300BZC CYPRESS

获取价格

36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1266V18-300BZI CYPRESS

获取价格

36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1266V18-300BZXC CYPRESS

获取价格

36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1266V18-300BZXI CYPRESS

获取价格

36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1266V18-333BZC CYPRESS

获取价格

36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1266V18-333BZI CYPRESS

获取价格

36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1266V18-333BZXC CYPRESS

获取价格

36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1266V18-333BZXI CYPRESS

获取价格

36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)