5秒后页面跳转
CY7C1041G30-10ZSXE PDF预览

CY7C1041G30-10ZSXE

更新时间: 2024-11-05 21:11:43
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
16页 270K
描述
Standard SRAM, 256KX16, 10ns, CMOS, PDSO44, TSOP2-44

CY7C1041G30-10ZSXE 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSOP2,Reach Compliance Code:compliant
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:2.13最长访问时间:10 ns
JESD-30 代码:R-PDSO-G44长度:18.415 mm
内存密度:4194304 bit内存集成电路类型:STANDARD SRAM
内存宽度:16功能数量:1
端子数量:44字数:262144 words
字数代码:256000工作模式:ASYNCHRONOUS
最高工作温度:125 °C最低工作温度:-40 °C
组织:256KX16封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE并行/串行:PARALLEL
座面最大高度:1.194 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.2 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
宽度:10.16 mmBase Number Matches:1

CY7C1041G30-10ZSXE 数据手册

 浏览型号CY7C1041G30-10ZSXE的Datasheet PDF文件第2页浏览型号CY7C1041G30-10ZSXE的Datasheet PDF文件第3页浏览型号CY7C1041G30-10ZSXE的Datasheet PDF文件第4页浏览型号CY7C1041G30-10ZSXE的Datasheet PDF文件第5页浏览型号CY7C1041G30-10ZSXE的Datasheet PDF文件第6页浏览型号CY7C1041G30-10ZSXE的Datasheet PDF文件第7页 
CY7C1041G Automotive  
4-Mbit (256K words × 16-bit) Static RAM  
with Error-Correcting Code (ECC)  
4-Mbit (256K words  
× 16-bit) Static RAM with Error-Correcting Code (ECC)  
Features  
Functional Description  
CY7C1041G is a high-performance CMOS fast static RAM  
automotive part with embedded ECC. This device has a single  
Chip Enable (CE) input and is accessed by asserting it LOW.  
High speed  
tAA = 10 ns  
Temperature range  
Automotive-E: –40 °C to 125 °C  
Automotive-A: –40 °C to 85 °C  
Embedded ECC for single-bit error correction[1]  
Data writes are performed by asserting the Write Enable (WE)  
input LOW, while providing the data on I/O0 through I/O15 and  
the address on A0 through A17 pins. The Byte High Enable (BHE)  
and Byte Low Enable (BLE) inputs control write operations to the  
upper and lower bytes of the specified memory location. BHE  
controls I/O8 through I/O15 and BLE controls I/O0 through I/O7.  
Low active and standby currents  
Active current ICC = 40 mA typical  
Standby current ISB2 = 6 mA typical  
Data reads are performed by asserting the Output Enable (OE)  
input and providing the required address on the address lines.  
Read data is accessible on the I/O lines (I/O0 through I/O15).  
Byte accesses can be performed by asserting the required byte  
enable signal (BHE or BLE) to read either the upper byte or the  
lower byte of data from the specified address location.  
Operating voltage range: 2.2 V to 3.6 V  
1.0 V data retention  
TTL- compatible inputs and outputs  
All I/Os (I/O0 through I/O15) are placed in a HI-Z state when the  
Pb-free 48-ball VFBGA and 44-pin TSOP II packages  
device is deselected (CE LOW), or when the control signals are  
deasserted (OE, BLE, BHE). Refer to the following logic block  
diagram.  
Logic Block Diagram – CY7C1041G  
ECC ENCODER  
INPUT BUFFER  
A0  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
A9  
I/O0I/O7  
I/O8I/O15  
MEMORY  
ARRAY  
COLUMN DECODER  
BHE  
WE  
CE2  
CE1  
OE  
BLE  
Note  
1. This device does not support automatic write-back on error detection.  
Cypress Semiconductor Corporation  
Document Number: 001-91255 Rev. *I  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised June 27, 2017  
 

与CY7C1041G30-10ZSXE相关器件

型号 品牌 获取价格 描述 数据表
CY7C1041G30-10ZSXET INFINEON

获取价格

Asynchronous SRAM
CY7C1041G30-10ZSXI CYPRESS

获取价格

4-Mbit (256K words × 16 bit) Static RAM with
CY7C1041G30-10ZSXI INFINEON

获取价格

Asynchronous SRAM
CY7C1041G30-10ZSXIT CYPRESS

获取价格

Standard SRAM, 256KX16, 10ns, CMOS, PDSO44, TSOP2-44
CY7C1041GE-10VXI CYPRESS

获取价格

4-Mbit (256K words × 16 bit) Static RAM with
CY7C1041GE-10VXI INFINEON

获取价格

Asynchronous SRAM
CY7C1041GE-10VXIT INFINEON

获取价格

Asynchronous SRAM
CY7C1041GE-10ZSXI CYPRESS

获取价格

4-Mbit (256K words × 16 bit) Static RAM with
CY7C1041GE-10ZSXI INFINEON

获取价格

Asynchronous SRAM
CY7C1041GE-10ZSXIT INFINEON

获取价格

Asynchronous SRAM