5秒后页面跳转
CY62127DV18 PDF预览

CY62127DV18

更新时间: 2024-11-04 21:53:19
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
13页 217K
描述
1M (64K x 16) Static RAM

CY62127DV18 数据手册

 浏览型号CY62127DV18的Datasheet PDF文件第2页浏览型号CY62127DV18的Datasheet PDF文件第3页浏览型号CY62127DV18的Datasheet PDF文件第4页浏览型号CY62127DV18的Datasheet PDF文件第5页浏览型号CY62127DV18的Datasheet PDF文件第6页浏览型号CY62127DV18的Datasheet PDF文件第7页 
CY62127DV18  
MoBL2®  
ADVANCE  
INFORMATION  
1M (64K x 16) Static RAM  
BLE are HIGH. The input/output pins (I/O0 through I/O15) are  
placed in a high-impedance state when: deselected Chip En-  
able 1 (CE1) HIGH or Chip Enable 2 (CE2) LOW, outputs are  
disabled (OE HIGH), both Byte High Enable and Byte Low  
Enable are disabled (BHE, BLE HIGH) or during a write oper-  
ation (Chip Enable 1 (CE1) LOW and Chip Enable 2 (CE2)  
HIGH and WE LOW).  
Features  
Very high speed: 55 ns  
Voltage range: 1.65V to 1.95V  
Ultra-low active power  
Typical active current: 0.5 mA @ f = 1 MHz  
Typical active current: 2.5 mA @ f = fMAX  
Ultra-low standby power  
EasymemoryexpansionwithCE1, CE2 andOE features  
Automatic power-down when deselected  
CMOS for optimum speed/power  
Writing to the device is accomplished by taking Chip Enable 1  
(CE1) LOW and Chip Enable 2 (CE2) HIGH and Write Enable  
(WE) input LOW. If Byte Low Enable (BLE) is LOW, then data  
from I/O pins (I/O0 through I/O7), is written into the location  
specified on the address pins (A0 through A15). If Byte High  
Enable (BHE) is LOW, then data from I/O pins (I/O8 through  
I/O15) is written into the location specified on the address pins  
(A0 through A15).  
Packages offered in a 48-ball FBGA and a 44-pin TSOP  
Type II  
Functional Description[1]  
Reading from the device is accomplished by taking Chip En-  
able 1 (CE1) LOW and Chip Enable 2 (CE2) HIGH and Output  
Enable (OE) LOW while forcing the Write Enable (WE) HIGH.  
If Byte Low Enable (BLE) is LOW, then data from the memory  
location specified by the address pins will appear on I/O0 to  
I/O7. If Byte High Enable (BHE) is LOW, then data from mem-  
ory will appear on I/O8 to I/O15. See the truth table at the back  
of this data sheet for a complete description of read and write  
modes.  
The CY62127DV18 is a high-performance CMOS static RAM  
organized as 64K words by 16 bits. This device features ad-  
vanced circuit design to provide ultra-low active current. This  
is ideal for providing More Battery Life (MoBL®) in portable  
applications such as cellular telephones. The device also has  
an automatic power-down feature that significantly reduces  
power consumption by 99% when addresses are not toggling.  
The device can be put into standby mode reducing power con-  
sumption by more than 99% when deselected Chip Enable 1  
(CE1) HIGH or Chip Enable 2 (CE2) LOW or both BHE and  
Logic Block Diagram  
DATA IN DRIVERS  
A10  
A 9  
A 8  
A 7  
A 6  
A 5  
A 4  
A 3  
A 2  
64K × 16  
RAM ARRAY  
2048 x 32 x 16  
I/O0I/O7  
I/O8I/O15  
A 1  
A 0  
COLUMN DECODER  
BHE  
WE  
CE  
2
CE  
1
OE  
BLE  
Po we r-d o wn  
Circ uit  
CE  
2
BHE  
BLE  
CE  
1
Note:  
1. For best-practice recommendations, please refer to the Cypress application note System Design Guidelineson http://www.cypress.com.  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-05226 Rev. **  
Revised September 24, 2002  

与CY62127DV18相关器件

型号 品牌 获取价格 描述 数据表
CY62127DV18_05 CYPRESS

获取价格

1 Mb (64K x 16) Static RAM
CY62127DV18L-55BVI CYPRESS

获取价格

1M (64K x 16) Static RAM
CY62127DV18L-55ZI CYPRESS

获取价格

1M (64K x 16) Static RAM
CY62127DV18LL-55BVI CYPRESS

获取价格

1M (64K x 16) Static RAM
CY62127DV18LL-55ZI CYPRESS

获取价格

1M (64K x 16) Static RAM
CY62127DV20 CYPRESS

获取价格

1M (64K x 16) Static RAM
CY62127DV20L-55BVI CYPRESS

获取价格

1M (64K x 16) Static RAM
CY62127DV20L-55ZI CYPRESS

获取价格

1M (64K x 16) Static RAM
CY62127DV20LL-55BVI CYPRESS

获取价格

1M (64K x 16) Static RAM
CY62127DV20LL-55ZI CYPRESS

获取价格

1M (64K x 16) Static RAM