5秒后页面跳转
CY29351AIT PDF预览

CY29351AIT

更新时间: 2024-01-18 23:59:05
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟驱动器逻辑集成电路
页数 文件大小 规格书
8页 288K
描述
2.5V or 3.3V, 200-MHz, 9-Output Zero Delay Buffer

CY29351AIT 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:QFP包装说明:7 X 7 MM, 1 MM HEIGHT, PLASTIC, TQFP-32
针数:32Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.31.00.01
风险等级:5.77Is Samacsys:N
系列:29351输入调节:MUX
JESD-30 代码:S-PQFP-G32JESD-609代码:e3
长度:7 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.024 A湿度敏感等级:3
功能数量:1反相输出次数:
端子数量:32实输出次数:9
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TQFP封装等效代码:QFP32,.35SQ,32
封装形状:SQUARE封装形式:FLATPACK, THIN PROFILE
电源:2.5/3.3 V认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.15 ns座面最大高度:1.2 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):2.375 V标称供电电压 (Vsup):2.5 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
宽度:7 mm最小 fmax:100 MHz
Base Number Matches:1

CY29351AIT 数据手册

 浏览型号CY29351AIT的Datasheet PDF文件第2页浏览型号CY29351AIT的Datasheet PDF文件第3页浏览型号CY29351AIT的Datasheet PDF文件第4页浏览型号CY29351AIT的Datasheet PDF文件第5页浏览型号CY29351AIT的Datasheet PDF文件第6页浏览型号CY29351AIT的Datasheet PDF文件第7页 
CY29351  
2.5V or 3.3V, 200-MHz, 9-Output Zero Delay Buffer  
Features  
Functional Description  
• Output frequency range: 25 MHz to 200 MHz  
• Input frequency range: 25 MHz to 200 MHz  
• 2.5V or 3.3V operation  
The CY29351 is a low voltage high performance 200 MHz  
PLL-based zero delay buffer designed for high speed clock  
distribution applications.  
The CY29351 features LVPECL and LVCMOS reference clock  
inputs and provides 9 outputs partitioned in 4 banks of 1, 1, 2,  
and 5 outputs. Bank A divides the VCO output by 2 or 4 while  
the other banks divide by 4 or 8 per SEL(A:D) settings, see  
Functional Table. These dividers allow output to input ratios of  
4:1, 2:1, 1:1, 1:2, and 1:4. Each LVCMOS compatible output  
can drive 50series or parallel terminated transmission lines.  
For series terminated transmission lines, each output can  
drive one or two traces giving the device an effective fanout of  
1:18.  
The PLL is ensured stable given that the VCO is configured to  
run between 200 MHz to 500 MHz. This allows a wide range  
of output frequencies from 25 MHz to 200 MHz. For normal  
operation, the external feedback input, FB_IN, is connected to  
one of the outputs. The internal VCO is running at multiples of  
the input reference clock set by the feedback divider, see the  
Table 1.  
• Split 2.5V/3.3V outputs  
• ±2.5% max Output duty cycle variation  
• 9 Clock outputs: Drive up to 18 clock lines  
• Two reference clock inputs: LVPECL or LVCMOS  
• 150-ps max output-output skew  
• Phase-locked loop (PLL) bypass mode  
• Spread Aware™  
• Output enable/disable  
• Pin-compatible with MPC9351  
• Industrial temperature range: –40°C to +85°C  
• 32-Pin 1.0-mm TQFP package  
When PLL_EN is LOW, PLL is bypassed and the reference  
clock directly feeds the output dividers. This mode is fully static  
and the minimum input clock frequency specification does not  
apply.  
Pin Configuration  
Block Diagram  
SELA  
PLL_EN  
REF_SEL  
TCLK  
VCO  
Phase  
QA  
QB  
÷2 / ÷4  
AVDD  
FB_IN  
1
2
3
4
5
6
7
8
24  
23  
22  
21  
20  
19  
18  
17  
QC0  
VDDQC  
QC1  
VSS  
QD0  
VDDQD  
QD1  
VSS  
PECL_CLK  
200 -  
Detector  
500 MHz  
SELA  
SELB  
÷4 / ÷8  
÷4 / ÷8  
CY29351  
SELC  
LPF  
SELD  
AVSS  
PECL_CLK  
FB_IN  
SELB  
QC0  
QC1  
SELC  
OE#  
QD0  
QD1  
÷4 / ÷8  
SELD  
QD2  
QD3  
QD4  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Document #: 38-07475 Rev. *A  
Revised July 26, 2004  

与CY29351AIT相关器件

型号 品牌 描述 获取价格 数据表
CY29351AXI CYPRESS 2.5V or 3.3V, 200 MHz, 9-Output Zero Delay

获取价格

CY29351AXIT CYPRESS 2.5V or 3.3V, 200 MHz, 9-Output Zero Delay

获取价格

CY29352 CYPRESS 2.5V or 3.3V, 200-MHz, 11-Output Zero Delay Buffer

获取价格

CY29352_07 CYPRESS 2.5V or 3.3V, 200-MHz, 11-Output Zero Delay Buffer

获取价格

CY29352_08 CYPRESS 2.5V or 3.3V, 200 MHz, 11 Output Zero Delay Buffer

获取价格

CY29352_11 CYPRESS 2.5 V or 3.3 V, 200 MHz, 11 Output Zero Delay Buffer

获取价格