Datasheet > CY29352_12

CY29352_12

更新时间： 2022-03-04 08:24:58

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
10页	425K
描述
2.5 V or 3.3 V, 200 MHz, 11 Output Zero Delay Buffer

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY29352_12 数据手册

CY29352

2.5 V or 3.3 V, 200 MHz,

11 Output Zero Delay Buffer

2.5

V or 3.3 V, 200 MHz, 11 Output Zero Delay Buffer

Features

Description

■ Output frequency range: 16.67 MHz to 200 MHz

■ Input frequency range: 16.67 MHz to 200 MHz

■ 2.5 V or 3.3 V operation

The CY29352 is a low voltage high performance 200 MHz PLL

based zero delay buffer designed for high speed clock

distribution applications.

The CY29352 features an LVCMOS reference clock input and

provides 11 outputs partitioned in three banks of five, four, and

two outputs. Bank A divides the VCO output by four and six

while bank B divides by four and two, and bank C divides by

two and four per SEL(A:C) settings, see Table 3 on page 3.

These dividers allow output to input ratios of 3:1, 2:1, 3:2, 1:1,

2:3, 1:2, and 1:3. Each LVCMOS compatible output drives

50  series or parallel terminated transmission lines. For

series terminated transmission lines, each output drives one

or two traces, giving the device an effective fanout of 1:22.

■ Split 2.5 V and 3.3 V outputs

■ ±2% maximum output duty cycle variation

■ 11 clock outputs: drive up to 22 clock lines

■ LVCMOS reference clock input

■ 125 ps maximum output-output skew

■ PLL bypass mode

The PLL is stable if the VCO is configured to run between

200 MHz to 500 MHz. This allows a wide range of output

frequencies from 16.67 MHz to 200 MHz. For normal

operation, the external feedback input, FB_IN, is connected to

one of the outputs. The internal VCO runs at multiples of the

input reference clock set by the feedback divider, see Table 2

on page 3. When PLL_EN# is HIGH, PLL is bypassed and the

reference clock directly feeds the output dividers. This mode

is fully static and the minimum input clock frequency

specification does not apply.

■ Spread Aware

■ Output enable and disable

■ Pin compatible with MPC9352 and MPC952

■ Industrial temperature range: –40 °C to +85 °C

■ 32-pin 1.4 mm TQFP package

Block Diagram

PLL_EN#

REFCLK

QA0

Phase

Detector

VCO

200-500MHz





2

QA1

QA2

QA3

QA4

FB_IN

LPF

VCO_SEL

SELA





QB0

QB1

SELB

QB2

QB3

QC0

QC1





SELC

MR/OE#

Cypress Semiconductor Corporation

Document Number: 38-07476 Rev. *C

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised February 5, 2011

[+] Feedback

12 3 4 5 6 7...10

下载PDF

与CY29352_12相关器件

型号	品牌	描述	获取价格	数据表
CY29352AI	CYPRESS	2.5V or 3.3V, 200-MHz, 11-Output Zero Delay Buffer	获取价格
CY29352AIT	CYPRESS	2.5V or 3.3V, 200-MHz, 11-Output Zero Delay Buffer	获取价格
CY29352AXI	CYPRESS	2.5V or 3.3V, 200-MHz, 11-Output Zero Delay Buffer	获取价格
CY29352AXIT	CYPRESS	2.5V or 3.3V, 200-MHz, 11-Output Zero Delay Buffer	获取价格
CY29422FLXIT	CYPRESS	Processor Specific Clock Generator, 2100MHz, CMOS, CQCC8, LCC-8	获取价格
CY29430	CYPRESS	Low-noise PLL for high-performance clock applications	获取价格