CY24130
HOTLink II™ SMPTE Receiver Training
Clock
Features
Benefits
■ Integrated phase-locked loop
■ Low-jitter, high-accuracy outputs
■ 3.3V operation
■ Internal PLL with up to 400-MHz internal operation
■ Meets critical timing requirements in complex system
designs
■ Enables application compatibility
Table 1. Frequency table
Part Number Outputs
Input Frequency
27 MHz (Driven Reference) 1 copy 27-MHz reference clock output
1 copy of 27-/36-/54-/148.5-/74.25-MHz (frequency selectable)
27 MHz (Crystal Reference) 1 copy 27-MHz reference clock output
Output Frequency Range
CY24130-1
2
CY24130-2
2
1 copy of 27-/36-/54-/148.5-/74.25-MHz (frequency selectable)
Logic Block Diagram
XIN
Q
OSC.
Φ
VCO
PLL
OUTPUT
MULTIPLEXER
AND
DIVIDERS
XOUT
CLKA
P
REFCLK
S0
S1
S2
VSS
AVDD AVSS
VDDL VDD
VSSL
Table 2. Frequency Select Options
S2
0
S1
0
S0
CLKA
REFCLK
27
Units
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
0
1
0
1
0
1
0
1
27
36
0
0
27
0
1
54
27
0
1
148.50
74.25
27
1
0
27
1
0
OFF, pulled low
OFF, pulled low
OFF, pulled low
27
1
1
27
1
1
27
Cypress Semiconductor Corporation
Document #: 38-07711 Rev. *A
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised May 22, 2008
[+] Feedback