CY2309CZXI-1H

更新时间： 2024-11-24 03:07:19

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		时钟驱动器逻辑集成电路光电二极管
页数	文件大小	规格书
14页	309K
描述
3.3V Zero Delay Clock Buffer

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY2309CZXI-1H 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	TSSOP
包装说明：	TSSOP, TSSOP16,.25	针数：	16
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	1.56
系列：	2309	输入调节：	STANDARD
JESD-30 代码：	R-PDSO-G16	JESD-609代码：	e4
长度：	5 mm	逻辑集成电路类型：	PLL BASED CLOCK DRIVER
最大I（ol）：	0.012 A	湿度敏感等级：	3
功能数量：	1	反相输出次数：
端子数量：	16	实输出次数：	8
最高工作温度：	85 °C	最低工作温度：	-40 °C
输出特性：	3-STATE	封装主体材料：	PLASTIC/EPOXY
封装代码：	TSSOP	封装等效代码：	TSSOP16,.25
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：	260	电源：	3.3 V
传播延迟（tpd）：	8.7 ns	认证状态：	Not Qualified
Same Edge Skew-Max（tskwd）：	0.2 ns	座面最大高度：	1.1 mm
子类别：	Clock Drivers	最大供电电压 (Vsup)：	3.6 V
最小供电电压 (Vsup)：	3 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	温度等级：	INDUSTRIAL
端子面层：	Nickel/Palladium/Gold (Ni/Pd/Au)	端子形式：	GULL WING
端子节距：	0.65 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	30	宽度：	4.4 mm
最小 fmax：	133.33 MHz	Base Number Matches：	1

CY2309CZXI-1H 数据手册

CY2305C

CY2309C

PRELIMINARY

3.3V Zero Delay Clock Buffer

CY2309C. It accepts one reference input and drives out five low

skew clocks. The -1H versions of each device operate up to

100-133 MHz frequencies and have higher drive than the -1

devices. All parts have on-chip PLLs which lock to an input clock

on the REF pin. The PLL feedback is on-chip and is obtained

from the CLKOUT pad.

Features

■ 10 MHz to 100-133 MHz operating range, compatiblewith CPU

and PCI bus frequencies

■ Zero input and output propagation delay

■ Multiple low skew outputs

The CY2309C has two banks of four outputs each that are

controlled by the select inputs as shown in the “Select Input

Decoding for CY2309C” on page 3. If all output clocks are not

required, BankB is three-stated. The input clock is directly

applied to the outputs by the select inputs for chip and system

testing purposes.

■ One input drives five outputs (CY2305C)

■ One input drives nine outputs, grouped as 4 + 4 + 1 (CY2309C)

■ 50 ps typical cycle-cycle jitter (15 pF, 66 MHz)

■ Test Mode to bypass phase locked loop (PLL) (CY2309C) only,

see “Select Input Decoding for CY2309C” on page 3

The CY2305C and CY2309C PLLs enter a power down mode

when there are no rising edges on the REF input. In this state,

the outputs are three-stated and the PLL is turned off. This

results in less than 12.0 μA of current draw for commercial

temperature devices and 25.0 μA for industrial temperature

parts. The CY2309C PLL shuts down in one additional case as

shown in the “Select Input Decoding for CY2309C” on page 3.

■ Available in space saving 16-pin 150 Mil SOIC or 4.4 mm

TSSOP packages (CY2309C), and 8-pin, 150 Mil SOIC

package (CY2305C)

■ 3.3V operation

In the special case when S2:S1 is 1:0, the PLL is bypassed and

REF is output from DC to the maximum allowable frequency. The

part behaves like a non-zero delay buffer in this mode and the

outputs are not three-stated.

■ Industrial temperature available

Functional Description

The CY2305C and CY2309C are die replacement parts for

CY2305 and CY2309.

The CY2305C or CY2309C is available in two or three different

configurations as shown in the “Ordering Information” on

page 11. The CY2305C-1 or CY2309C-1 is the base part. The

CY2305-1H or CY2309-1H is the high drive version of the -1. Its

rise and fall times are much faster than the -1s.

The CY2309C is a low cost 3.3V zero delay buffer designed to

distribute high speed clocks and is available in a 16-pin SOIC or

TSSOP package. The CY2305C is an 8-pin version of the

Logic Block Diagram for CY2309C

CLKOUT

MUX

PLL

REF

CLKA1

CLKA2

CLKA3

CLKA4

CLKB1

CLKB2

CLKB3

CLKB4

Select Input

Decoding

Cypress Semiconductor Corporation

Document Number: 38-07672 Rev. *F

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised July 5, 2007

[+] Feedback

12 3 4 5 6 7...14

中文翻译

下载PDF

CY2309CZXI-1H 替代型号

型号	品牌	替代类型	描述	数据表
CY2309SXI-1	CYPRESS	完全替代	Low-Cost 3.3V Zero Delay Buffer
CY2309ZXI-1HT	CYPRESS	完全替代	Low-Cost 3.3V Zero Delay Buffer
CY2309CZXI-1HT	CYPRESS	完全替代	3.3V Zero Delay Clock Buffer

与CY2309CZXI-1H相关器件

型号	品牌	获取价格	描述	数据表
CY2309CZXI-1HT	CYPRESS	获取价格	3.3V Zero Delay Clock Buffer
CY2309CZXI-1HT	INFINEON	获取价格	3.3V Zero Delay Buffer
CY2309CZXI-1T	CYPRESS	获取价格	3.3V Zero Delay Clock Buffer
CY2309CZXI-1T	INFINEON	获取价格	3.3V Zero Delay Buffer
CY2309ESXC-1H	CYPRESS	获取价格	PLL Based Clock Driver, 2309 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16,
CY2309ESXC-1T	CYPRESS	获取价格	PLL Based Clock Driver, 2309 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16,
CY2309ESXI-1HT	CYPRESS	获取价格	PLL Based Clock Driver, 2309 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16,
CY2309EZXC-1HT	CYPRESS	获取价格	PLL Based Clock Driver, 2309 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16,
CY2309EZXI-1H	CYPRESS	获取价格	PLL Based Clock Driver, 2309 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16,
CY2309EZXI-1HT	CYPRESS	获取价格	PLL Based Clock Driver, 2309 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16,

与CY2309CZXI-1H相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

38
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

30
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

58
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

54

产品中心

服务支持

精选活动

关于我们

帮助中心

CY2309CZXI-1H

CY2309CZXI-1H 技术参数

CY2309CZXI-1H 数据手册

CY2309CZXI-1H 替代型号

与CY2309CZXI-1H相关器件

与CY2309CZXI-1H相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY2309CZXI-1H

CY2309CZXI-1H 技术参数

CY2309CZXI-1H 数据手册

CY2309CZXI-1H 替代型号

与CY2309CZXI-1H相关器件

与CY2309CZXI-1H相关文章

您还可以找

您在本页遇到什么问题？