CY2309SI-1H

更新时间： 2024-11-19 22:26:19

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
13页	203K
描述
LOW-COST 3.3V ZERO DELAY BUFFER

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY2309SI-1H 技术参数

是否无铅：	不含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	SOIC
包装说明：	SOP, SOP16,.25	针数：	16
Reach Compliance Code：	not_compliant	HTS代码：	8542.39.00.01
Factory Lead Time：	1 week	风险等级：	7.91
系列：	2309	输入调节：	STANDARD
JESD-30 代码：	R-PDSO-G16	JESD-609代码：	e4
长度：	9.893 mm	逻辑集成电路类型：	PLL BASED CLOCK DRIVER
湿度敏感等级：	3	功能数量：	1
反相输出次数：		端子数量：	16
实输出次数：	8	最高工作温度：	85 °C
最低工作温度：	-40 °C	输出特性：	3-STATE
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装等效代码：	SOP16,.25	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE	峰值回流温度（摄氏度）：	NOT SPECIFIED
电源：	3.3 V	传播延迟（tpd）：	8.7 ns
认证状态：	Not Qualified	Same Edge Skew-Max（tskwd）：	0.25 ns
座面最大高度：	1.727 mm	子类别：	Clock Drivers
最大供电电压 (Vsup)：	3.6 V	最小供电电压 (Vsup)：	3 V
标称供电电压 (Vsup)：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Nickel/Palladium/Gold (Ni/Pd/Au)	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	3.8985 mm
最小 fmax：	133.33 MHz	Base Number Matches：	1

CY2309SI-1H 数据手册

CY2305

CY2309

Low-cost 3.3V Zero Delay Buffer

up to 100-/133-MHz frequencies, and have higher drive than

the -1 devices. All parts have on-chip PLLs which lock to an

input clock on the REF pin. The PLL feedback is on-chip and

is obtained from the CLKOUT pad.

Features

• 10-MHz to 100-/133-MHz operating range, compatible

with CPU and PCI bus frequencies

• Zero input-output propagation delay

• Multiple low-skew outputs

The CY2309 has two banks of four outputs each, which can

be controlled by the Select inputs as shown in the “Select Input

Decoding” table on page 2. If all output clocks are not required,

BankB can be three-stated. The select inputs also allow the

input clock to be directly applied to the outputs for chip and

system testing purposes.

— Output-output skew less than 250 ps

— Device-device skew less than 700 ps

— One input drives five outputs (CY2305)

The CY2305 and CY2309 PLLs enter a power-down mode

when there are no rising edges on the REF input. In this state,

the outputs are three-stated and the PLL is turned off, resulting

in less than 12.0 µA of current draw for commercial temper-

ature devices and 25.0 µA for industrial temperature parts. The

CY2309 PLL shuts down in one additional case as shown in

the table below.

— One input drives nine outputs, grouped as 4 + 4 + 1

(CY2309)

• Less than 200 ps cycle-cycle jitter, compatible with

Pentium -based systems

• Test Mode to bypass phase-locked loop (PLL) (CY2309

only [see “Select Input Decoding” on page 2])

Multiple CY2305 and CY2309 devices can accept the same

input clock and distribute it. In this case, the skew between the

outputs of two devices is guaranteed to be less than 700 ps.

• Available in space-saving 16-pin 150-mil SOIC or

4.4-mm TSSOP packages (CY2309), and 8-pin, 150-mil

SOIC package (CY2305)

All outputs have less than 200 ps of cycle-cycle jitter. The input

to output propagation delay on both devices is guaranteed to

be less than 350 ps, and the output to output skew is

guaranteed to be less than 250 ps.

• 3.3V operation

• Industrial temperature available

Functional Description

The CY2305/CY2309 is available in two/three different config-

urations, as shown in the ordering information (page 10). The

CY2305-1/CY2309-1 is the base part. The CY2305-1H/

CY2309-1H is the high-drive version of the -1, and its rise and

fall times are much faster than the -1s.

The CY2309 is a low-cost 3.3V zero delay buffer designed to

distribute high-speed clocks and is available in a 16-pin SOIC

or TSSOP package. The CY2305 is an 8-pin version of the

CY2309. It accepts one reference input, and drives out five

low-skew clocks. The -1H versions of each device operate at

Block Diagram

Pin Configuration

SOIC/TSSOP

Top View

CLKOUT

PLL

MUX

REF

CLKOUT

REF

CLKA1

CLKA2

CLKA1

CLKA4

CLKA3

CLKA2

GND

CLKA3

CLKA4

CLKB4

CLKB3

CLKB1

CLKB2

2309-2

CLKB1

CLKB2

CLKB3

CLKB4

SOIC

Top View

Select Input

Decoding

CLKOUT

CLK4

REF

CLK2

CLK1

GND

2309-3

2309-1

CLK3

Cypress Semiconductor Corporation

Document #: 38-07140 Rev. *C

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Revised December 14, 2002

12 3 4 5 6 7...13

中文翻译

下载PDF

CY2309SI-1H 替代型号

型号	品牌	替代类型	描述	数据表
CY2309NZSXC-1H	CYPRESS	类似代替	Nine-Output 3.3V Buffer
CY2309SXI-1H	CYPRESS	类似代替	Low-Cost 3.3V Zero Delay Buffer
CY2308SXI-1H	CYPRESS	类似代替	3.3V Zero Delay Buffer

与CY2309SI-1H相关器件

型号	品牌	获取价格	描述	数据表
CY2309SI-1HT	CYPRESS	获取价格	LOW-COST 3.3V ZERO DELAY BUFFER
CY2309SI-1T	CYPRESS	获取价格	LOW-COST 3.3V ZERO DELAY BUFFER
CY2309SXC-1	CYPRESS	获取价格	Low-Cost 3.3V Zero Delay Buffer
CY2309SXC-1	INFINEON	获取价格	3.3V Zero Delay Buffer
CY2309SXC-1H	CYPRESS	获取价格	Low-Cost 3.3V Zero Delay Buffer
CY2309SXC-1H	INFINEON	获取价格	3.3V Zero Delay Buffer
CY2309SXC-1HT	CYPRESS	获取价格	Low-Cost 3.3V Zero Delay Buffer
CY2309SXC-1HT	INFINEON	获取价格	3.3V Zero Delay Buffer
CY2309SXC-1T	CYPRESS	获取价格	Low-Cost 3.3V Zero Delay Buffer
CY2309SXC-1T	INFINEON	获取价格	3.3V Zero Delay Buffer

与CY2309SI-1H相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

24
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

16
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

48
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

46

产品中心

服务支持

精选活动

关于我们

帮助中心

CY2309SI-1H

CY2309SI-1H 技术参数

CY2309SI-1H 数据手册

CY2309SI-1H 替代型号

与CY2309SI-1H相关器件

与CY2309SI-1H相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY2309SI-1H

CY2309SI-1H 技术参数

CY2309SI-1H 数据手册

CY2309SI-1H 替代型号

与CY2309SI-1H相关器件

与CY2309SI-1H相关文章

您还可以找

您在本页遇到什么问题？