Datasheet > CY14B104LA-BA20XIT

CY14B104LA-BA20XIT

更新时间： 2024-11-07 06:51:31

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
23页	845K
描述
4 Mbit (512K x 8/256K x 16) nvSRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY14B104LA-BA20XIT 数据手册

浏览型号CY14B104LA-BA20XIT的Datasheet PDF文件第2页

浏览型号CY14B104LA-BA20XIT的Datasheet PDF文件第3页

浏览型号CY14B104LA-BA20XIT的Datasheet PDF文件第4页

浏览型号CY14B104LA-BA20XIT的Datasheet PDF文件第5页

浏览型号CY14B104LA-BA20XIT的Datasheet PDF文件第6页

浏览型号CY14B104LA-BA20XIT的Datasheet PDF文件第7页

CY14B104LA, CY14B104NA

4 Mbit (512K x 8/256K x 16) nvSRAM

Features

Functional Description

■ 20 ns, 25 ns, and 45 ns Access Times

The Cypress CY14B104LA/CY14B104NA is a fast static RAM,

with a nonvolatile element in each memory cell. The memory is

■ Internally Organized as 512K x 8 (CY14B104LA) or 256K x 16

(CY14B104NA)

organized as 512K bytes of 8 bits each or 256K words of 16 bits

each. The embedded nonvolatile elements incorporate

QuantumTrap technology, producing the world’s most reliable

nonvolatile memory. The SRAM provides infinite read and write

cycles, while independent nonvolatile data resides in the highly

reliable QuantumTrap cell. Data transfers from the SRAM to the

nonvolatile elements (the STORE operation) takes place

automatically at power down. On power up, data is restored to

the SRAM (the RECALL operation) from the nonvolatile memory.

Both the STORE and RECALL operations are also available

under software control.

■ Hands Off Automatic STORE on Power Down with only a Small

Capacitor

■ STORE to QuantumTrap Nonvolatile Elements Initiated by

Software, Device Pin, or AutoStore on Power Down

■ RECALL to SRAM Initiated by Software or Power Up

■ Infinite Read, Write, and Recall Cycles

■ 200,000 STORE Cycles to QuantumTrap

■ 20 year Data Retention

■ Single 3V +20%, -10% Operation

■ Commercial and Industrial Temperatures

■ 48-Ball FBGA and 44/54-Pin TSOP-II Packages

■ Pb-free and RoHS Compliance

Logic Block Diagram^{[1, 2, 3]}

9_&$3

9_&&

4XDWUXPꢀ7UDS

ꢁꢂꢃꢄꢀ;ꢀꢁꢂꢃꢄ

32:(5

ꢂ

&21752/

6725(

ꢇ

ꢁ

5(&$//

ꢈ

6725(ꢅ5(&$//

&21752/

(

ꢃ

+6%

67$7,&ꢀ5$0

$55$<

ꢁꢂꢃꢄꢀ;ꢀꢁꢂꢃꢄ

ꢉ

ꢊ

ꢌ

62)7:$5(

'(7(&7

$_ꢇꢃꢀꢋꢀ$_ꢁ

ꢄ

ꢇꢌ

ꢇꢄ

'4_ꢂ

'4_ꢇ

'4_ꢁ

'4_ꢈ

'4_ꢃ

'4_ꢉ

'4_ꢊ

)

(

'4_ꢌ

&2/801ꢀ,ꢅ2

'4_ꢄ

'4_ꢆ

'4_ꢇꢂ

&2/801ꢀ'(&

'4_ꢇꢇ

'4_ꢇꢁ

'4_ꢇꢈ

'4_ꢇꢃ

%/(

ꢇꢇ

ꢆ

ꢇꢂ

ꢇꢁ

ꢇꢈ

ꢇꢃ

ꢇꢉ ꢇꢊ

'4_ꢇꢉ

%+(

Notes

1. Address A - A for x8 configuration and Address A - A for x16 configuration.

2. Data DQ - DQ for x8 configuration and Data DQ - DQ for x16 configuration.

3. BHE and BLE are applicable for x16 configuration only.

Cypress Semiconductor Corporation

Document #: 001-49918 Rev. *B

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised May 22, 2009

[+] Feedback

12 3 4 5 6 7...23

中文翻译

下载PDF

与CY14B104LA-BA20XIT相关器件

型号	品牌	获取价格	描述	数据表
CY14B104LA-BA25XC	CYPRESS	获取价格	4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104LA-BA25XCT	CYPRESS	获取价格	4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104LA-BA25XI	CYPRESS	获取价格	4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104LA-BA25XI	INFINEON	获取价格	nvSRAM (non-volatile SRAM)
CY14B104LA-BA25XIT	CYPRESS	获取价格	4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104LA-BA25XIT	INFINEON	获取价格	nvSRAM (non-volatile SRAM)
CY14B104LA-BA45XC	CYPRESS	获取价格	4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104LA-BA45XCT	CYPRESS	获取价格	4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104LA-BA45XI	CYPRESS	获取价格	4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104LA-BA45XI	INFINEON	获取价格	nvSRAM (non-volatile SRAM)

与CY14B104LA-BA20XIT相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

16
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

13
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

37
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

34

产品中心

服务支持

精选活动

关于我们

帮助中心

CY14B104LA-BA20XIT

CY14B104LA-BA20XIT 数据手册

与CY14B104LA-BA20XIT相关器件

与CY14B104LA-BA20XIT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY14B104LA-BA20XIT

CY14B104LA-BA20XIT 数据手册

与CY14B104LA-BA20XIT相关器件

与CY14B104LA-BA20XIT相关文章

您还可以找

您在本页遇到什么问题？